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SUMMARY 
 
Scanning capacitance microscopy (SCM) has been recognized as a potential high 
spatial resolution technique for semiconductor dopant profiling. The SCM measures 
the difference capacitance (∆C) profile of a metal-oxide-semiconductor structure, from 
which the dopant profile information can be extracted. This project first investigates 
some of the issues currently affecting the accuracy of SCM dopant profile extraction. 
The DC bias, AC bias and the voltage sweep rate will be varied to study their effects 
on the SCM ∆C characteristics. In addition, the SCM noise and ∆C signal stabilization 
behavior occurring during the SCM measurements will also be investigated. Since the 
sample surface preparation plays an essential role in the SCM measurements, some of 
the physical effects arising from different oxide characteristics will be investigated, 
such as the effects of oxide quality and the SCM contrast reversal phenomenon. In 
addition to dopant profiling, this project also utilizes the SCM for dielectric 
characterization of silicon dioxide (SiO2), the present gate dielectric material, as well 
as several high dielectric constant materials, including hafnium oxide (HfO2), yttrium 
dioxide (Y2O3) and aluminum dioxide (Al2O3), which have been considered as 
potential replacements of SiO2. The full-width at half-maximum (FWHM) of the SCM 
∆C characteristics and the probe tip voltage corresponding to maximum ∆C will be 
used to monitor the oxide interfacial quality and flatband voltage shift, respectively. 
Finally, some of the challenges encountered in dielectric characterization using the 
SCM will be discussed. In this project, C-V and conductance measurements will also 
be carried out to verify the SCM experimental results. 
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The Semiconductor Industry Association’s (SIA’s) International Technology Roadmap 
for Semiconductors (ITRS) has identified two- and three-dimensional (2-D and 3-D) 
dopant profiling as key enabling technologies for the development of next-generation 
integrated circuits. In 2016, 2-D dopant profiles with spatial resolution of ≤ 2 nm and 
with a precision (in terms of dopant concentration) of ±2% will be required [1]. Hence, 
accurate determination and tighter control of the dopant distribution in semiconductor 
devices become immensely important. However, these have always been challenging 
tasks for device engineers and researchers. 
 
Semiconductor devices fundamentally depend upon the dopant distribution in three 
dimensions [2]. In a field effect transistor (FET), the operating characteristics of the 
device are fundamentally tied to the 3-D dopant profiles within the device [3]. Such 
characteristics include the gate voltage required to turn on the device (i.e., threshold 
voltage), leakage current when the device is turned off, device capacitance, and gain. 
These characteristics determine power consumption, speed, and performance. In order 
to make millions of devices work on a chip, each device must operate within a tight set 
of parameters. These operating parameters are influenced by slight changes in the 3-D 
dopant distribution. Minor variation in the dopant distribution could lead to large 
- 1 - 
difference in the parameters and the behavior of the devices. The tolerances set for 
these profiles are shrinking rapidly along with the device dimensions. Metrology tools 
which are capable of directly measuring the dopant distribution will provide valuable 
diagnostics to device developers. 
 
Although 3-D measurement of the dopant distribution would be ideal, 2-D 
measurement provides most of the useful information required for device 
characterization. Different techniques have been developed for 2-D dopant profiling. 
These techniques include scanning electron microscopy (SEM), transmission electron 
microscopy (TEM), nano-spreading resistance profiling, dopant-sensitive chemical 
etching combined with atomic force microscope (AFM) measurement, inverse 
modeling using current-voltage (I-V) and capacitance-voltage (C-V) measurements 
and scanning capacitance microscopy (SCM).  
 
Among these techniques, SCM has been recognized as a promising approach to 
provide 2-D dopant profiles of semiconductors and is currently being developed and 
applied to a variety of technology problems by many researchers and industrial users. 
SCM has a good potential for the non-destructive and direct measurement of 2-D 
dopant profiles in semiconductors with nanometer scale spatial resolution. In addition 
to dopant profiling, SCM has recently been developed as a convenient method for 
dielectric characterization [4-6]. Qualitative information on the dielectric properties 
can be easily obtained from the SCM images and the measured difference-capacitance 
- 2 - 
(∆C) versus voltage (V, substrate or probe) curve. With the advantages of high spatial 
resolution, non-destructive nature and simple control, SCM has emerged as an 
important nanocharacterization instrument and metrology tool. However, quantitative 
measurement of dopant concentration using SCM still presents major difficulties and 
challenges, especially in the space charge region of p-n junctions. Furthermore, much 
work remains to be done to develop 3-D physical models of SCM and techniques to 
use this model to extract quantitative dopant profiles in semiconductor devices. 
 
1.2 Motivation 
Over the past few years, the SCM has proven to be a quick, non-destructive and 
convenient in-process technique for determining 2-D dopant profiles of submicron 
devices. However, a widely accepted measurement methodology and interpretation 
techniques for quantitative dopant profiling using SCM have yet to be defined. One of 
the outstanding problems at the present time is the measurement-to-measurement 
variation complicating the extraction of reliable information from SCM experimental 
data. Part of this problem lies in the fact that SCM is inherently sensitive to the quality 
of the overlying oxide on the sample. This overlying oxide is required to form the 
metal-oxide-semiconductor (MOS) structure between the probe tip and sample for 
SCM measurements. Some other factors, such as effects of SCM contrast reversal, 
SCM noise and AFM laser illumination, also affect the accuracy of dopant profile 
extraction in semiconductors. Because of these, there is a necessity to continue the 
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research in this area in order to investigate the optimal conditions for quantitative 
dopant profiling using SCM.  
 
In addition to dopant profiling, SCM can be used to characterize dielectrics on 
semiconductors. It has an advantage over conventional C-V measurements in that it 
can monitor the oxide quality immediately after the oxidation process without prior 
metallization of the oxide-semiconductor structures to form capacitor test structures for 
C-V measurements. Qualitative information on the dielectric and semiconductor 
substrate, such as interface trap density and flatband voltage shift, can be directly 
obtained from the SCM measured ∆C versus V curve. Much of the previous work has 
focused on characterization of silicon dioxide (SiO2) using SCM. Investigations on 
how SCM can be applied in characterizing high dielectric constant (high-k) materials, 
which have been considered as future replacements for SiO2 as the gate dielectric 
material, are currently lacking. Therefore, it is imperative to explore the area of SCM 
dielectric characterization on both SiO2 and high-k materials.    
 
1.3 Objective of the Project 
The primary objective of this project is to investigate some issues affecting the 
accuracy of SCM dopant profile extraction. This project works towards the final aim of 
establishing a quantitative model of 2-D dopant profiling using SCM. Along the way, 
dielectric characterization using SCM will also be investigated. This project consists of 
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two major parts: issues affecting dopant profile extraction using SCM and dielectric 
characterization using SCM.  
 
z Issues affecting dopant profile extraction using SCM 
Since the quality of the overlying oxide required on the sample surface has a dramatic 
influence on the accuracy of SCM dopant profile extraction, the quality of the oxide 
used in the SCM measurements will be analyzed. Furthermore, other factors, such as 
DC bias, AC bias, voltage sweep rate and SCM contrast reversal, that may have effects 
on the SCM dopant profile extraction will also be investigated. 
 
z Dielectric characterization using SCM 
Characteristics of both SiO2 and high-k dielectrics will be examined using SCM. The 
full-width at half-maximum (FWHM) of the ∆C characteristics will be used as the  
method to monitor the oxide interfacial quality, since the FWHM of the ∆C 
characteristics was found to be strongly dependent on the interface trap density due to 
the stretch-out effect of interface traps on the C-V curve. Furthermore, some other 
information from the dC/dV characteristics, such as the probe tip voltage 
corresponding to maximum dC/dV and the peak dC/dV magnitude will also be used to 
study the oxide quality. 
 
C-V and conductance measurements will also be carried out to verify the results 
acquired from the SCM measurements. 
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1.4 Organization of Thesis 
This thesis contains six chapters. Following this chapter is a literature survey on the 
various topics relating to SCM and high-k dielectric materials. Chapter 3 explains the 
operational principle of SCM and some fundamental MOS physics. Chapter 4 
investigates some of the issues affecting SCM dopant profile extraction, including 
empirical problems with respect to the SCM experimental setup (e.g. DC bias, AC bias 
and sweep rate variation and SCM noise) and physical effects resulting from different 
oxide characteristics (e.g. different oxide quality and SCM contrast reversal 
phenomenon). Chapter 5 examines the capability of using SCM to characterize 
different gate dielectric materials, such as SiO2 and some prevalent high-k materials. 
Some of the challenges in applying SCM for dielectric characterization will also be 
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CHAPTER 2  
LITERATURE SURVEY 
 
2.1 Evolution of SCM 
The atomic force microscope (AFM) was developed in 1986 by G. Binning, C. F. 
Quate and C. Gerber as a collaboration between IBM and Stanford University [7]. 
Scanning capacitance microscopy (SCM), based on the AFM concept, provides the 
unique ability to measure carrier concentration profiles in semiconductor materials. 
The first demonstration of the SCM concept was shown by Matey and Blanc in 1985 
[8]. In their demonstration of the SCM, the probe tip was scanned in the tracks of a 
pre-grooved disk and it achieved a resolution of 0.1 µm by 0.25 µm. Bugg and King [9] 
demonstrated SCM imaging on a scale of 2 µm and 200 nm, respectively with 
unguided scanning systems. Williams et al. [10] used a scanning tunneling microscope 
(STM) as a capacitance probe to study dopant distribution in silicon samples and 
demonstrated imaging on a 25 nm scale. They used a high resolution capacitance 
sensor to monitor the capacitance between a probe tip of 500 Å radius and a 
nonuniformly doped sample with lateral as well as vertical variation of doping. An AC 
signal of 30 kHz was applied to the probe tip, in addition to the normal bias, and the 
capacitance signal was monitored using a feedback loop to keep the capacitance signal 
constant by varying the height of the probe tip above the sample surface as the probe 
was scanned across the sample. This minimized the effects of stray capacitance and 
low frequency drift and at the same time mapped the surface topography. However, the 
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limitation of the approach is that if the material properties change, a constant height 
cannot be easily maintained. Presently, the height of the SCM probe tip is controlled 
by a conventional contact force (atomic force) feedback control and this was first 
demonstrated by Barrett and Quate [11]. The contact force interaction is advantageous 
because it is essentially independent of the conductivity and dielectric constant of the 
sample. Therefore, it is a better approach to control the height on non-conducting 
surfaces than the capacitance interaction. The schematic of a SCM system with force 
feedback control is shown in Figure 2.1. 
 
 
Figure 2.1: A SCM system with AFM topographical control 
 
Two images, the topographic or AFM image and the capacitance or SCM image, are 
acquired simultaneously during a scan because the tip is scanned under AFM control 
while capacitance measurements are simultaneously performed by the capacitance 
sensor. This is a powerful feature for two-dimensional (2-D) profiling because the two 
data sets are acquired together, and thus the topographic and capacitance images can be 
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overlaid. In addition, accurate knowledge of the probe tip location on a sample is 
critical and can be identified by topographical features in the AFM image. However, 
the dopant profile information must be obtained from the SCM images or data. 
 
2.2 Issues Related to SCM Dopant Profiling  
2.2.1 Two-dimensional dopant profiling methods  
Since the cross-sectional profile of a device structure is of most interest to the 
semiconductor industry, 2-D dopant profiling is generally applied to cross-sectional 
measurements [2]. Two standard SCM methods have been developed for 2-D dopant 
profiling. In the first method, a fixed magnitude AC bias voltage is applied between 
the probe tip and sample. The AC bias voltage produces a corresponding change in 
capacitance (∆C) that can be measured by a lock-in amplifier. As the probe tip moves 
from a region of high dopant density to a more lightly doped region, the lock-in 
amplifier output increases owing to the larger capacitance-voltage (C-V) curve slope in 
the lightly doped region. This mode is demonstrated as the ∆C mode [10]. In the 
second method, a feedback loop is used to adjust the applied AC bias voltage to keep 
the change in capacitance (∆C) constant as the probe tip is moved from one region to 
another. In this case, the magnitude of the required AC bias voltage is measured to 
determine the dopant density. This mode is demonstrated as the ∆V mode [13]. The 
advantage of the ∆C mode is simplicity. The disadvantage is that a large AC bias 
voltage is needed to obtain a finite SCM signal at high doping level. When this same 
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AC voltage is applied to a lightly doped silicon, it creates a larger depletion volume. 
This reduces the spatial resolution of the measurement and makes accurate modeling 
more difficult. This problem can be overcome by the ∆C mode, but such a mode 
requires a more complex implementation. 
 
2.2.2 Quantitative dopant profiling 
Huang and Williams first attempted to model the C-V curves obtained from the 
scanning C-V microscopy measurements [12]. They performed local C-V 
measurements on a series of uniformly doped silicon wafers with nanometer scale 
probe tips. The tip/sample interaction was modeled as a concentric spherical capacitor 
of sub-50 nm radius. The C-V curves were found to be monotonically dependent on 
dopant density over the concentration range of 2×1014 cm-3 to 5×1017 cm-3. This model 
provided only qualitative agreement with experimental measurements.  
 
Huang et al. improved the above-mentioned model and applied it into the SCM setup, 
in which the probe tip was represented as a metallic sphere embedded in a medium of 
uniform dielectric constant above the silicon surface [13]. A 20 nm radius of curvature 
for the probe tip was used in this model. A quasi-one-dimensional model was 
generated and used to invert the SCM measured data to dopant density. The inverted 
SCM profile was compared with secondary ion mass spectroscopy (SIMS) 
measurement and simulation results, and showed good agreement with the latter. 
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McMurray et al. [14] later improved the 2-D dopant profiling model. First, they 
included a layer of dielectric on the sample surface. In the earlier model, the probe tip 
was represented by a sphere that was embedded in a half plane of dielectric. Their 
model then used an approximate solution for a probe tip (conducting sphere) 
surrounded with air, resting on a thin sheet of oxide covering the silicon surface. In the 
calculation of the capacitance, the concept of annular regions surrounding the tip/oxide 
contact point was introduced and the method of images was used. For the conversion 
algorithm, the iteration to find the dopant density for each data point was replaced by a 
simulation of sample biases required to achieve a range of dopant densities. The values 
of the sample biases were stored in a look-up table. The conversion was then 
accomplished by matching a measured bias for each data point with the corresponding 
value in the look-up table and performing an interpolation to find the desired dopant 
density. The conversion algorithm required several parameters. These are the tip radius, 
peak dopant density, AC bias, oxide thickness, oxide dielectric constant and size of the 
SCM sensor probing voltage. After making these improvements, the accuracy of the 
SCM dopant profile was compared with a SIMS profile of the same sample and was in 
good agreement in the depth direction.  
 
In the review paper by Williams [2], an inverse modeling method was introduced to 
convert raw SCM data to dopant density. An iterative algorithm for inverse modeling 
has been developed. In this algorithm, the SCM data is acquired experimentally, and 
then roughly converted to a dopant profile (this is called the first-order dopant profile) 
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using the 2-D dopant profiling method (the ones mentioned in section 2.2.1). The 
converted dopant profile is then used as an initial guess of the true dopant density. The 
response of a virtual SCM probe to this profile is simulated. These simulated results 
are then directly compared with the experimental data. The difference between the two 
data sets is used to adjust the first-order dopant profile in order to reduce the difference 
between the simulated and measured data. The adjusted first-order dopant profile is 
now called the second-order dopant density profile. The response of the SCM probe is 
again simulated and this iterative process continues until the difference between the 
experimental and latest simulated data is small. Ultimately, the last order dopant 
profile should have converged to the true dopant profile. Inverse modeling is an 
important technique for quantitative dopant profiling. 
 
2.2.3 SCM contrast reversal effect 
The SCM contrast reversal effect is characterized by a decreased SCM signal for lower 
concentration levels so that a monotonic behavior in the SCM ∆C signal with dopant 
concentration is not obtained. Stephenson and Verhulst et al. [15] first presented the 
experimental data taken on a staircase-like doping structure that demonstrated the 
contrast reversal effect occurring during SCM imaging. However, in their results, the 
contrast reversal effect was not observed all the time. When they changed the AC or 
DC bias, the turn-over point for the contrast reversal would shift to a different value or 
the contrast reversal could even disappear. They argued that this might be because the 
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absolute SCM output is not unique to the sample, but rather, varies with sample 
preparation, probe tip size, and applied AC and DC voltages. They also compared the 
experimental and simulated results, and found that the contrast reversal effect was very 
sensitive to the probe tip size. 
 
Using an epitaxial staircase-like doping sample, Smoliner and Basnar et al. [16] 
showed that a monotonic dependence of the SCM signal on the doping level is only 
obtained if the tip bias is adjusted in a way that the sample is either in accumulation or 
depletion. In the transition region (i.e. a region between accumulation and depletion 
regions), the SCM signal is non-monotonic as a function of doping and depends on the 
bias. Hence, if the bias is set in the transition region, the contrast reversal effect will 
occur and a maximum SCM signal would be obtained at a certain doping level.  
 
Goghero and Raineri et al. [17] oxidized the staircase-like doping sample under 
different oxidation conditions, such that oxides with different surface roughness were 
fabricated. Using these oxides, they demonstrated that the contrast reversal effect in 
SCM is related to the silicon/silicon dioxide (Si/SiO2) interface roughness. The surface 
roughness is actually associated with the density of states at the Si/SiO2 interface, and 
a monotonic behavior of the SCM imaging with dopant concentration can be observed 
for a smooth surface and consequently a low interface state density. In their work, it 
was also suggested that the hysteresis magnitude between the forward and reverse ∆C 
versus V (i.e. DC bias) curves is more reliable than the peak voltage of the ∆C versus 
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V curve (i.e. DC bias corresponding to peak ∆C) to determine the oxide quality, 
because the flatband voltage shift (∆VFB) varies with time (e.g. the ∆VFB may be 
different if measured at different days) whereas the hysteresis does not. 
 
2.2.4 Charge trapping effect 
Hon and Shin et al. [18] investigated the effect of local charge trapping at the Si/SiO2 
interface using SCM. They found that when a high electric field is applied to the MOS 
capacitor, positive charges will be trapped in the SiO2 layer with a positive probe tip 
bias. The trapped charges in the SiO2 can be mapped and analyzed by SCM. Contrast 
difference and flatband voltage shift in the SCM ∆C characteristics were observed at 
the trapped charge region, compared with regions with no charge trapped.  
 
2.2.5 Effect of oxide quality on SCM measurements 
Different oxides, namely, native, thermal and wet-chemical (H2SO4 + H2O2 based) 
oxides on Si were evaluated using SCM by Bowallius and Anand [19]. It was shown 
that for a better evaluation of the surface oxide properties, it is essential to obtain ∆C 
curves for a sufficiently large doping range. Best results in terms of flatband voltage 
shift, uniformity and consistency across a large doping range were obtained for the 
wet-chemical oxide. For the case of native oxide, although there was a qualitative 
agreement between the doping contrast and the SIMS data, the flatband voltage shifts 
were observed to be much larger than those of the wet-chemical oxide. For the same 
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oxidation procedure, the full-width at half-maximum (FWHM) of the ∆C curve 
obtained on a cleaved surface was found to be two times larger than that on the planar 
surface. This is attributed to the influence of a higher interface state density at the 
cleaved surface. 
 
2.2.6 SCM noise  
Noise in SCM measurements was studied by Zavyalov et al. [20]. Three main sources 
of the SCM noise were found. The instrumentation (capacitance sensor) noise strongly 
depends on the SCM setting parameters and under proper conditions can be reduced to 
a negligible level for currently used probe tips with apex radius of 20-35 nm. The 
dominant SCM noise source is surface noise. On as-polished sample surfaces, 
non-stationary surface noise dominates on a level of 2-4×10-2∆C, where ∆C is an SCM 
signal measured on a lightly doped silicon with dopant concentration of around 1015 
cm-3 [20]. This type of noise correlates with a C-V curve DC offset voltage larger than 
1 V measured on these surfaces. This type of noise is probably induced by the 
variations in the density of oxide traps. It is speculated that these traps can be charged 
during SCM scans and local fluctuations in discharge time may cause the SCM noise 
to be different from image to image. Heat treatment under ultraviolet irradiation or in 
hydrogen ambient was found to be an effective way to reduce and in many cases to 
eliminate this type of SCM noise. After reducing or eliminating the instrumentation 
and non-stationary surface induced noises, stationary surface noise, created mostly by 
- 15 - 
variations in the oxide thickness, dominates. As a rule, this type of noise is observed on 
oxide-silicon surfaces with an offset voltage less than 1 V. By improving the 
topographic roughness, the stationary surface noise and hence the total level of the 
SCM noise may be reduced to the level of 10-2-5×10-3∆C for typical tips used in the 
SCM measurements [20].  
 
2.2.7 Effects of AFM laser illumination, modulation voltage and tip 
shape 
The effects of illumination by the AFM laser on the SCM signal were investigated by 
Buh and Kopanski et al. [21], showing both dominant and detrimental effects. The first 
effect is the effect of stray light. Excess carriers generated in the semiconductor sample 
by the AFM laser focused at the end of the cantilever “spilling” onto the sample causes 
a decrease in the SCM signal and force the characteristics of the SCM C-V curve 
(obtained by integrating the SCM ∆C versus V characteristics) to resemble 
low-frequency C-V characteristics even at high measurement frequencies. Hence, 
extraction of 2-D dopant profiles from SCM images using a model of the SCM C-V 
curve that assumes total dark measurements conditions may be subjected to large 
errors. The second effect is the effect of the lock-in modulation voltage. The value of 
the lock-in modulation voltage Vac can cause the measured ∆C versus V curve to be 
distorted with respect to the true curve. Their simulation showed that when the AC bias 
Vac > 1 V, the C-V characteristics become severely distorted, and that these distortions 
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may be ignored when Vac < 0.2 V [21]. The third effect is the effect of dopant 
concentration and probe tip shape. To elucidate the broadening of the C-V curves, a 
three-dimensional (3-D) finite-element method was created to simulate the ∆C versus 
V curves for a 3-D probe tip-sample geometry and for the case of uniform sample 
doping. The simulation showed a deep-depletion-like broadening behavior when 
compared to the results of one-dimensional simulation. This suggested that some of the 
observed broadening of the experimental C-V curves is due to the effect of the edge 
fields of the finite-sized probe tip. 
 
Buh and Kopanski elaborated the effect of illumination by the AFM laser in another 
work almost at the same time [22]. They suggested that although the cantilever blocks 
the laser beam from reaching the area directly beneath the probe tip, significant excess 
carriers can exist underneath the probe tip through several mechanisms. (1) Light 
spillage over the cantilever edges can generate excess carriers in the sample that then 
diffuse to the probing area and (2) light can be directly transmitted through the 
cantilever. (3) Even if the cantilever reflects the entire laser beam, there is still another 
inevitable source of stray light, that of reflection from the AFM laser detector and 
other surfaces.  
 
2.2.7 Effect of interface states 
Yang and Kong developed a 2-D numerical simulation model of interface states in 
SCM measurements of p-n junctions [23]. They showed that C-V plots would be 
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stretched out, as well as shift, by the interface states. As a result, the ∆C versus V 
curve would become broader and shift horizontally, whereas the ∆C peak magnitude 
would remain almost unchanged.  
 
Hong and Yeow et al. compared experimental and simulated SCM data to highlight the 
effects of interface traps and surface mobility degradation during dopant profile 
extraction [24]. Interface traps would stretch the SCM ∆C versus V plot in a way 
similar to the stretching of the high-frequency C-V curve of a MOS capacitor [25]. 
However, because the interface traps do not respond to the AC signal [26] used to 
sense the ∆C in SCM measurements, the magnitude of the measured ∆C at any given 
surface potential in a sample with interface traps would be the same as that of the 
sample if it is trap-free and held at the same surface potential. The effect of surface 
mobility degradation was simulated. Surface mobility degradation can lead to high 
surface lateral resistance in series with the SCM probe-to-substrate capacitance in the 
vicinity of a p-n junction space charge region. This would affect the magnitude of the 
∆C measured by the SCM instrumentation. By introducing surface mobility 
degradation into the simulation, Hong et al. found that the SCM ∆C signal is least 
affected by mobility degradation when the surface is in accumulation. This is due to 
the high concentration of majority carriers and hence a low substrate resistance in 
series with the SCM probe-to-substrate capacitance under accumulation bias.  
 
Yang and Kopanski also investigated the effect of interface states on SCM 
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measurements [27]. Firstly, it was found that the flatband voltage shifts horizontally 
with increasing interface state density. This is identical to the result in the work of 
Chim et al. [4], except that the latter work used similar oxide thickness. Secondly, it 
was shown that interface states do not respond to the change of AC bias Vac. This is 
attributed to two experimental facts: (1) the depletion region in the SCM ∆C versus V 
curves is wider than that in the conventional high-frequency C-V curves due to the 3-D 
geometry of the SCM probe tip, so that the small Vac would not disturb the surface 
potential too much; (2) the interface trap density near midgap is small compared with 
other types of interface charges. Hence, the amount of interface trapped charge would 
not appreciably change with Vac. Thirdly, the ∆C versus V curves in the n- and p+-type 
neutral regions were measured, which revealed the energy distribution in the band gap. 
 
2.3 Dielectric Characterization using SCM 
2.3.1 Characterization of silicon dioxide 
Chim et al. [4] elaborated the effects of interface trap density on SCM ∆C versus V 
measurements, and suggested that the FWHM of the ∆C characteristic, or the ∆C/Vac 
characteristic (also known as the dC/dV characteristic), can be used as a sensitive 
monitor of oxide quality (in terms of interface trap density). In their work, it was 
shown that the magnitude of the average of probe tip voltages (|Vtip(average)|) 
corresponding to maximum dC/dV has a strong dependence on interface trap density 
as well. However, |Vtip(average)| could be complicated by localized oxide charging effects, 
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as can occur during the dC/dV sweep. Since the FWHM of the dC/dV peak is very 
sensitive to the interface trap density, and unlike |Vtip(average)|, it is not influenced by the 
oxide charging effects, the FWHM of the dC/dV peak can be used to qualitatively 
monitor the interface trap density in SCM measurements. It was also found that the 
interface trap density does not affect greatly the magnitude of the dC/dV peak. This is 
probably because of the fact that the interface traps are not able to respond to the high 
frequency of 915 MHz of the SCM resonant detector circuit and the 90 kHz of the AC 
signal. As a result, the change in capacitance detected is close to the slope of an ideal 
interface trap-free high-frequency C-V curve. 
 
Kopanski et al. presented the Si/SiO2 interface characterization with SCM in a 
conference later [5]. They summarized the previous works done on SCM and 
introduced a model to estimate the effects of fixed charges (Nf) and interface trapped 
charges on the SCM ∆C signal. The relative Nf between MOS samples can be 
evaluated from the peak position of the SCM ∆C signal. The width of the ∆C peak, or 
the FWHM, is related to the amount of the interface trapped charge [4]. Interface traps 
can also be detected by the presence of side peaks in the ∆C versus V characteristics. 
As with MOS capacitors with deposited contacts, hysteresis between forward and 
reverse ∆C versus V voltage sweeps and shifts in flatband (∆C peak) position with 
stress voltage are related to the susceptibility of the insulating layer to trap charge. In 
order to examine the equivalence of C-V curves measured with the SCM capacitance 
sensor and those with a conventional inductance-capacitance-resistance (LCR) meter, 
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Kopanski et al. performed comparative measurements on MOS capacitors with 
deposited contacts. There are small differences between C-V curves measured with the 
two techniques. The differences are attributed to the averaging effect of the 
capacitance sensor’s high-frequency voltage and the different responses of the 
interface traps to the different measurement frequencies employed. However, if the 
SCM probe tip alone is used to make contact to a dielectric film on a semiconductor, 
the C-V curve would appear elongated or stretch-out with bias voltage. This elongation 
is believed to be due to the 3-D nature of the SCM probe tip, so that the edge fields 
near the sharp tip would modulate the size of the depletion region contributing to the 
∆C signal. Ozone-enhanced oxidation was also introduced to produce a relatively 
thicker oxide to reduce leakage (tunneling) currents during SCM measurements.  
 
2.3.2 Characterization of high dielectric constant (high-k) materials 
In the work of Brezna et al. [6], the authors used SCM to investigate the properties of 
zirconium dioxide (ZrO2) as dielectric material. It was found that although there is a 
slight increase in topographic roughness of ZrO2 compared with SiO2, it is only a 
minor problem for most SCM applications and further improvements in the deposition 
process would possibly lead to much smoother ZrO2 layers. From their investigations, 
they showed that ZrO2 yields good reproducibility due to its very high resistance 
against electrical stress and charging effects, which cannot be achieved by even the 
best-quality industrial SiO2 layers. Besides, Brezna et al. found ZrO2 layers have 
- 21 - 
smaller shift in the voltage position of the ∆C peak and FWHM compared with SiO2 
layers. These indicate that there are less fixed oxide charges and interface trapped 
charges in the ZrO2 layers. Furthermore, they found that ZrO2 can compete with SiO2 
layers in terms of contrast generation by SCM on p-n junctions. Because of all these 
advantages of ZrO2, they suggested ZrO2 can be used as the gate dielectric replacing 
SiO2. 
  
2.4 High-k Dielectrics 
The rapid shrinking of the transistor feature size has resulted in the channel length and 
gate dielectric thickness to decrease rapidly. It can be argued that the key element 
enabling the scaling of the Si-based transistor is the material property associated with 
the dielectric employed to isolate the transistor gate from the Si channel [28]. The 
guidelines for selecting a gate dielectric on Si are (a) permittivity, band gap and band 
alignment to silicon, (b) thermodynamic stability, (c) film morphology, (d) interface 
quality, (e) compatibility with the current or expected materials to be used in process 
for CMOS devices, (f) process compatibility, and (g) reliability.  
 
2.4.1 Scaling limits for current gate dielectric 
Experiments and modeling have been performed on ultrathin SiO2 films on Si, as a 
way to determine how band gap or band offsets to Si change with decreasing film 
thickness [29-32]. The results showed that the absolute physical thickness limit of SiO2 
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is 7 Å. Below this thickness, the Si-rich interfacial regions from the channel and 
polycrystalline Si gate interface used in MOSFETs overlap, causing an effective 
“short” through the dielectric, rendering it useless as an insulator. In practice, it was 
demonstrated that transistors with gate oxides as thin as 13-15 Å continue to operate 
satisfactorily [33-39]. However, scaling of complementary MOS (CMOS) structures 
with SiO2 gate oxide thinner than about 10-12 Å results in no further gains in transistor 
drive current [34-36]. Thus, 10-12 Å could serve as a practical limit for reducing the 
SiO2 thickness [37-39]. Furthermore, the current density and power consumption for 
thin SiO2 of 15 Å are extremely high, while high-k dielectrics with the same equivalent 
oxide thickness (EOT) show much smaller power consumption [40]. It was reported 
that the reliability for ultrathin SiO2 becomes a serious problem, as it is much easier for 
ultrathin SiO2 to form a continuous path of defects within the oxide which leads to 
oxide breakdown [41] [42]. In addition to leakage current increasing with decreasing 
oxide thickness, the issue of boron penetration through the thin SiO2 layer is also a 
significant concern. Surface preparation for a good quality SiO2 dielectric becomes 
more challenging after the decrease of the oxide thickness.  
 
The concerns regarding high leakage currents, boron penetration and reliability of 
ultrathin SiO2 have led to material structures such as oxynitrides and oxide/nitride 
stacks for near-term replacement of the SiO2 gate dielectric. The addition of nitrogen 
(N) to SiO2 greatly reduces boron diffusion and leakage current through the dielectrics 
[43-45], and small amounts of N at or near the Si channel interface have been shown to 
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improve device performance [46]. However, scaling of oxynitrides/nitrides appears to 
be limited to EOT ~ 13 Å [47]. So these materials can only be used as near-term 
solutions for scaling the CMOS transistor.  
 
2.4.2 Alternative high-k gate dielectrics 
It is important to note that an interfacial layer of low permittivity material has been 
observed for most of the cases of high-k materials on Si, as seen in Figure 2.2. The 
formation of this interfacial layer is due to the fact that nonequilibrium reaction 
between Si and the high-k material will take place during the fabrication process. This 
interfacial layer will lower the overall permittivity, limiting the highest gate stack 
capacitance, or equivalently, the lowest achievable EOT value. Nevertheless, the 
benefit of using SiO2 as the interfacial layer is that the unparallel compatibility and 
quality of the Si-SiO2 interface will help maintain a high carrier mobility in the 
channel. Therefore, effective control of the interfacial layer has become the critical 
issue for interface engineering.  
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Figure 2.2: Transmission electron microscopy (TEM) micrograph of Al2O3 on Si with 
an interfacial aluminum-silicate (AlSixOy) reaction layer [48] 
 
Table 2.1 is a compilation of several potential high-k dielectric candidates, with the 
columns indicating the most relevant properties. 
 
Table 2.1: Comparison of relevant properties for high-k candidates [28] 




to Si Crystal structure(s) 
SiO2 3.9 8.9 3.2 Amorphous 
Si3N4 7 5.1 2 Amorphous 
Al2O3 9 8.7 2.8 Amorphous 
Y2O3 15 5.6 2.3 Cubic 
La2O3 30 4.3 2.3 Hexagonal, cubic 
Ta2O5 26 4.5 1-1.5 Orthorhombic 
TiO2 80 3.5 1.2 Tetragonal 
HfO2 25 5.7 1.5 Monoclinic, tetragonal, cubic
ZrO2 25 7.8 1.4 Monoclinic, tetragonal, cubic
 
z Aluminum oxide 
Among the group III candidate dielectrics, aluminum oxide (Al2O3) is a very stable 
and robust material, and has been extensively studied for many applications. As shown 
in Table 2.1, Al2O3 has many favorable properties, including a large band gap, good 
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thermodynamic stability on Si up to high temperatures, and is amorphous under the 
conditions of interest. The drawback is that Al2O3 only has a moderate permittivity or k 
~ 8-10, and would therefore make it a relatively short-term solution for industry needs. 
It is very hard to prevent interfacial reaction from happening during the Al2O3 
deposition process [48]. However, post-annealing tends to minimize the thickness of 
the interfacial layer. Generally, it was reported that the Al2O3 films exhibit low 
stress-induced leakage current (SILC) effects but have a high interface state density 
[49]. The flatband voltage shift ∆VFB is about +300 to +800 mV, suggesting negative 
fixed charges in the film [50]. Boron and phosphorous diffusions through Al2O3 are 
also severe, which can also introduce fixed charges into the dielectric [51]. 
 
z Yttrium oxide 
One of the advantages for using yttrium oxide (Y2O3) as the gate dielectric is its close 
lattice match with Si (a(Y2O3) = 1.061 nm and a(Si) × 2 = 1.086 nm, where “a” 
denotes lattice constant). The close lattice match enables Y2O3 to form a relatively 
share interface with Si during the Y2O3 deposition on Si. It was reported [52-56] that 
Y2O3 film has very low leakage current and high breakdown field. Capacitors 
accumulate well with little hysteresis and dispersion, but show a very high interface 
trapped density and flatband voltage shift of +300 to +1400 mV, which implies a large 
amount of fixed charge in the Y2O3 film. The dielectric constant of the Y2O3 grown on 
SiO2 was found to be k ~ 17-20, but for Y2O3 grown directly on Si, it was found that k 
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~12. The lower measured permittivity value likely results from the growth of 
interfacial SiO2 during the thermal oxidation step. 
 
z Hafnium dioxide 
Experimental C-V measurements on hafnium dioxide (HfO2) showed that large 
hysteresis would occur at low process temperature. It was indicated that subsequent 
anneal in an inert ambient can lead to a reduction in the observed hysteresis. 
Breakdown field for HfO2 film was reported to be ~ 1-2 MV/cm and k ~ 22-25 [57] 
[58]. The interface state density was found to be slightly lower than that of Y2O3. HfO2 
shows a range of ∆VFB from -600 to +800 mV. These significant flatband shifts 
perhaps arise from a large amount of negative fixed charge (for positive ∆VFB) or 
positive fixed charge (for negative ∆VFB) in the films.  
 
2.5 Summary 
This chapter has first reviewed the evolution of SCM as a 2-D dopant profiling 
technique. Following this, previous works on SCM dopant profile extraction have been 
presented. It can be seen that there are a number of factors currently influencing the 
accuracy of SCM dopant profile extraction. This chapter has also reviewed the work 
done on dielectric characterization using SCM. Finally, the properties and 
characteristics of some high-k dielectric materials have also been reviewed, as such 
materials will be characterized using SCM in this project.  




3.1 Operation Principle of SCM 
Scanning probe microscopy (SPM) is a family of microscopy techniques that is based 
on the local interaction between an ultra-sharp probe tip and a sample. The SCM is a 
SPM-based technique that is usually used for dopant imaging. In addition to the 
normal atomic force microscope (AFM) components for topography imaging, SCM 
consists of a conductive metal probe tip, a highly sensitive capacitance sensor and a 
lock-in amplifier for demodulation of the senor output. Figure 2.1 shows the schematic 
diagram of the SCM instrument.  
 
 
Figure 3.1: Schematic diagram of the SCM instrument 
 
The metallic probe tip in contact with an oxidized-semiconductor sample forms a MOS 
capacitor structure. The conducting probe tip is scanned across a sample and small 
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changes in the tip-sample capacitance are measured.  
 
3.1.1 SCM probe tip-sample 
The SCM induces the desired capacitance variations in the sample near the probe tip 
by applying an electric field between the probe tip, operating in a scanning contact 
mode, and the sample [59]. This is done using a kilohertz AC bias voltage applied 
between the probe tip and semiconductor. The free carriers beneath the probe tip are 
alternately attracted and repulsed by the tip due to the alternating electric field, as 
illustrated in Figure 3.2. The alternating depletion and accumulation of carriers under 
the probe tip may be modeled as a moving capacitor plate.  
 
 
Figure 3.2: Change from accumulation to depletion during SCM measurements due to 
an alternating electric field [59]. 
 
The depth of depletion and hence capacitor plate movement is determined by three 
quantities: (1) the strength of the applied field; (2) the quality and thickness of the 
dielectric; and, (3) the free carrier concentration. The movement of carriers measured 
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by the SCM is translated into a differential capacitance signal dC/dV, which is the 
change in capacitance for a unit change in the applied AC voltage. Since an AC voltage 
waveform is applied, dV may be thought of as the peak-to-peak voltage applied. The 
∆C or dC signal can be considered as the total change in capacitance due to the change 
in depletion depth of the semiconductor under the probe tip. For low carrier 
concentration and thin oxide, the capacitance signal (dC/dV) is stronger. 
 
3.1.2 Ultrahigh frequency resonant capacitance sensor 
The ultrahigh frequency (UHF) resonant capacitance sensor, the basis of the 
capacitance detection in SCM, is connected to the conductive probe tip via a 
transmission line. When the resonating probe tip is put in contact with a semiconductor, 
the sensor, transmission line, probe tip and carriers in the sample near the tip all 
become part of the resonator. This means that the tip-sample capacitance variations 
will load the end of the transmission line and change the resonant frequency of the 
system. Therefore, small changes in the resonant frequency will shift the resonance 
curve and change the amplitude of the resonant sensor output signal, as shown in 
Figure 3.3. 
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Figure 3.3: Capacitance sensor resonant tuning curves for two values of tip/sample 
capacitance value [59]. 
 
3.1.3 Lock-in amplifier 
The lock-in amplifier is responsible for demodulating the capacitance sensor output. It 
outputs a signal which is proportional to the amplitude of oscillation in the capacitance 
sensor output. The lock-in amplifier output is selected as the image data signal for the 
analog multiplexer in an open loop feedback system.  
 
The lock-in amplifier differentiates the type of carriers based on the difference in the 
slope of the C-V curve for n and p-type semiconductors. In general, when the lock-in 
phase is set to -90°, the dark contrast regions seen on the SCM image correspond to the 
p-type doped material while the bright contrast regions correspond to the n-type doped 
material. On the other hand, if the lock-in phase is set to +90°, the dark regions 
correspond to n-type doped material while the bright regions correspond to p-type 
doped material.  
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3.2 Basic Metal-oxide-semiconductor Physics  
3.2.1 High and low frequency C-V curves 
High and low frequency capacitance-voltage (C-V) data derived from a 
metal-oxide-semiconductor (MOS) capacitor are different [60]. To explain the 
observed form of the C-V characteristics, a MOS capacitor with n-type silicon bulk is 
used as an example. In accumulation, the DC state is characterized by the pile-up of 
majority carriers at the oxide–semiconductor interface. Furthermore, under 
accumulation conditions the state of the system can be changed very rapidly. For 
typical semiconductor dopings, the majority carriers, the only carriers involved in the 
operation of the accumulated device, can equilibrate with a time constant on the order 
of 10-10 to 10-13 seconds. Consequently, at standard probing frequencies of 1 MHz or 
less, it is reasonable to assume that the device can follow the applied AC signal 
quasi-statically, with the small AC signal adding or subtracting a small charge (∆Q) on 
the two sides of the oxide. Since the AC signal merely adds or subtracts a charge close 
to the edges of an insulator, the charge configuration inside the accumulated MOS 
capacitor is essentially that of an ordinary parallel plate capacitor. For low or high 






, where εo is the permittivity of free space, εox is the oxide relative 
permittivity, AG is the area of the probe tip (i.e. the gate electrode), tox is the thickness 
of oxide and Cox is the oxide capacitance. 
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Under depletion biasing, the DC state of an n-type bulk MOS structure is characterized 
by a –Q charge on the gate and a +Q depletion layer charge in the semiconductor. The 
depletion layer charge is directly related to the withdrawal of majority carriers from an 
effective width W adjacent to the oxide-semiconductor interface. Thus only majority 
carriers are involved in the operation of the device under depletion and the charge state 
inside the system can be changed very rapidly. When the AC signal places an increased 
negative charge on the MOS capacitor gate, the depletion layer inside the 
semiconductor widens almost instantaneously; that is, the depletion width 
quasi-statically fluctuates about its DC value in response to the applied AC signal. For 
all probing frequencies this situation is clearly analogous to two parallel plate 





 and Cs = W







, where W 
is the depletion width, εsr is the semiconductor relative permittivity, Cs is the 
semiconductor capacitance and Cdep is the overall capacitance of the MOS structure in 
depletion.  
 
Once inversion is achieved, an appreciable number of minority carriers pile up near the 
oxide-semiconductor interface in response to the applied DC bias. Also, the DC width 
of the depletion layer tends to be at the maximum depletion width WT. For low AC 
frequencies, minority carriers can be generated or annihilated in response to the 
applied AC signal and the time-varying AC state is essentially a succession of DC 
states. Just as in accumulation, one has a situation where charge is being added or 
subtracted close to the edges of the insulator and thus has Cinv ≈ Cox for low AC 
- 33 - 
frequency, where Cinv is the inversion capacitance. If, on the other hand, the 
measurement AC frequency is very high, the relatively sluggish 
generation-recombination process will not be able to supply or eliminate minority 
carriers in response to the applied AC signal. The number of minority carriers in the 
inversion layer therefore remains fixed at its DC value and the depletion width simply 
fluctuates about the WT DC value. Similar to depletion biasing, the situation for high 












, where WT is a constant and independent of the gate 
bias. The high and low frequency C-V characteristics for an n-type sample are shown 
in Figure 3.4. 
 
 
Figure 3.4: C-V characteristic for an n-type MOS capacitor 
 
3.2.2 Charges in silicon dioxide 
There are two basic types of charge in the SiO2 layer: (1) oxide charge, and (2) 
interface trapped charge (also referred to as interface states). The feature that 
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distinguishes oxide charge from interface trapped charge is that oxide charge is 
independent of gate bias, whereas the charge state of the interface trapped charge 
varies with gate bias [25].  
 
There are three types of oxide charge that are technologically important. The first type, 
mobile ionic charge (Qm), is caused by the presence of ionized alkali metal atoms such 
as sodium or potassium. This type of charge is located either at the metal-SiO2 
interface, where it originally entered the oxide layer, or at the Si-SiO2 interface, where 
it has drifted under an applied field. Drift can occur because such ions are mobile in 
SiO2 at relatively low temperatures [25]. Mobile ionic charge would lead to a 
horizontal shift and instability in the C-V characteristics. Positive ions in the oxide 
would give rise to a negative shift in the C-V curve, while negative ions would give 
rise to a positive flatband voltage shift. 
 
The second type of oxide charge, oxide trapped charge (Qot), is located in the SiO2 
bulk. Oxide trapped charge is commonly produced by the injection of hot electrons or 
holes from an avalanche plasma in a high field region in the silicon, injection of 
carriers by photoemission or by exposure to ionizing radiation [25]. Similar to mobile 
ionic charge, oxide trapped charge will cause the C-V curve to shift horizontally. 
Positive trapped charges would give rise to a negative shift, and negative trapped 
charges would give rise to a positive shift. 
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The third type of oxide charge, oxide fixed charge (Qf), is located at or very near 
(within 2-3 nm from the interface) the Si-SiO2 interface. The fixed charge is 
independent of the oxide thickness, the semiconductor doping concentration, and the 
semiconductor doping type. It varies as a function of the Si surface orientation. Qf is 
largest on (111) surfaces, and smallest on (100) surfaces. It is a strong function of the 
oxidation conditions such as the oxidizing ambient and furnace temperature. 
Annealing of an oxidized Si wafer in an Ar or N2 atmosphere for a sufficient time can 
reduce Qf to a minimum, regardless of the oxidation conditions [60]. Likewise, oxide 
fixed charge will also result in a horizontal shift of the C-V curve. Positive fixed 
charges would give rise to a negative shift, and negative fixed charges would give rise 
to a positive shift. 
 
Interfacial traps, the last type of charge in the oxide, are considered as the most 
important nonideality encountered in MOS structures. They are believed to result from 
the unsatisfied chemical bonds or so-called “dangling bonds”, at the surface of the 
semiconductor. When the silicon lattice is abruptly terminated along a given plane to 
form a surface, one of the four surface-atom bonds is left dangling. It is these 
remaining dangling bonds that become the interface traps. The interface trap density, 
like the oxide fixed charge, is greatest on (111) Si surfaces, and smallest on (100) 
surfaces. A common manifestation of the nonegligible interface trapped charges within 
an MOS structure is the stretch-out nature of the C-V characteristics [60], as illustrated 
in Figure 3.5 for a p-type sample.  
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Figure 3.5: Stretch-out effect on C-V characteristics by interface trapped charges 
 
3.2.3 Conductance measurement 
The conductance method refers to the work of Nicollian and Brews [25]. Interface 
traps produce an equivalent parallel conductance Gp due to an energy loss when the 
interface traps do not respond immediately to the gate voltage. In addition, the 
interface traps store charge. Therefore, there will be capacitance Cit, which is 
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Figure 3.6 illustrates the equivalent circuit of a MOS capacitor including the oxide 
capacitance Cox, silicon surface capacitance Cs and series resistance Rs. From the 





D )( ω= )/( DAqf , 
where ω is the frequency, p
pG )( ω  is the peak value in the ω
pG versus gate voltage plot, 
A is the gate area of the device, q is the electron charge and fD is a “universal” function 
of the variance in the band bending [25]. 
 
There are three important sources of small signal energy loss in a MOS structure: (i) 
changes in the interface trap level occupancy, (ii) changes in the occupancy of bulk 
trap levels, and (iii) series resistance. If factor (iii) is dominant, the measured 
equivalent parallel conductance will not go through a peak as a function of gate bias 
because the loss due to this process is independent of band bending [25]. Both 
capacitance and conductance measurements can be affected by series resistance, 
particularly at higher frequencies.  
 
The correction procedure of the series resistance Rs is as follows: 
1. The value of Rs is found by biasing the MOS capacitor into strong accumulation. 
In accumulation, Cs = Cacc where Cacc (the accumulation capacitance) is large, thus 
shunting Yit (= Cit + Gp) (refer to Figure 3.6). Since Cacc >> Cox, the circuit in 
Figure 3.6 is simplified to Figure 3.7 under accumulation.  






Figure 3.7: Simplified version of Figure 3.6 used in extracting Cox and Rs from the 
admittance measured in strong accumulation 
 
2. The admittance measured across AB in Figure 3.7 in strong accumulation is  
mamama GCjY += ω ,   
where Gma and Cma are the measured conductance and capacitance, respectively, in 







R ω+=  






CC ω+=  
The series resistance corrected capacitance Cc, and conductance Gc at any 


















respectively, where  and Csmmm RCGGa )(
222 ω+−= m and Gm are the respective 
measured capacitance and conductance in parallel mode across the terminals of the 
MOS capacitor.  
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After series resistance correction, the conductance peak can be obtained. Cox found 
previously is used to correct for the oxide capacitance included in the measured 
admittance, mmm GCjY += ω  or the series resistance corrected admittance 
ccc GCjY += ω  to obtain the interface trap admittance, pitit GCjY += ω . This is 
done by converting Ym or Yc into an impedance, subtracting 1/jωCox and then 



















ω  (with Rs correction). 
 
3.3 Summary 
In this chapter, the operation principle of SCM has been explained. In addition, some 
basic MOS capacitor physics, including the C-V characteristics, nonideal charges in 
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CHAPTER 4 




Since the first demonstration of the scanning capacitance microscopy (SCM) concept 
in 1985, SCM has been developed as a direct, non-destructive technique for providing 
two-dimensional (2-D) dopant profiles in semiconductor devices on a 10 nm spatial 
resolution scale. This capability of SCM is critical for the development, optimization, 
and understanding of future ULSI processes and devices. However, quantitative 
extraction of dopant profiles in semiconductors from SCM data still presents 
significant difficulties. Although several methods have been developed for quantitative 
dopant profile extraction, e.g. the inverse modeling method, these have been only 
partially successful to date due to the fact that many issues currently influencing the 
experimental SCM data are not accounted for in these methods. In this chapter, some 
of the issues affecting the SCM dopant profile extraction will be investigated. These 
issues include the problems experienced in the SCM experimental setup (e.g. DC bias, 
AC bias and sweep rate variation) and the physical effects arising from different oxide 
characteristics (e.g. different oxide quality and contrast reversal effect).  
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4.2 SCM Experimental setup 
¾ SCM operating modes  
In typical SCM measurements, there are two operating modes: SCM imaging 
mode and voltage sweeping mode. In the SCM imaging mode, the SCM probe tip 
is scanned across a sample surface and the changes in the difference capacitance 
(∆C) resulting from the applied AC bias, due to carrier concentration variation, are 
acquired. The SCM imaging mode is actually a two-dimensional scan, where the x 
and y axes correspond to the horizontal and vertical scanning distances, 
respectively. The SCM imaging mode is normally used to evaluate dopant profiles 
on a cross-sectioned surface, such as p-n junctions and multiple dopant step 
samples. For the voltage sweeping mode, the SCM probe tip is kept stationary at a 
surface spot, and the substrate voltage (Vsub) is varied to obtain its ∆C response. 
Therefore, the voltage sweeping mode is generally used to measure the localized 
∆C versus Vsub characteristics, where the x and y axes of the resulting plot 
correspond to the substrate voltage and measured ∆C, respectively. 
 
¾ DC and AC biases  
In the SCM imaging mode, the DC bias is the operating point of the voltage 
applied to the sample, and it is summed with the AC bias (typical frequency of 90 
kHz) to shift the operating voltage along the voltage axis, with the tip being at 
virtual ground. The AC bias amplitude is the amplitude of the voltage applied to 
the sample to obtain the ∆C output. If the DC and AC biases are denoted by Vdc 
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and Vac respectively, then in SCM measurements, ∆C = [C at (Vdc + Vac/2)] – [C at 
(Vdc – Vac/2)]. Unlike the conventional C-V measurement, the SCM obtains the ∆C 
values over a cross-sectioned surface of a sample, and then relate them to the 
dopant concentration information. For the voltage sweeping mode, the setting of 
the DC bias is not used in the SCM measurement (since the voltage sweeping 
mode always varies the substrate voltage, namely the DC bias), although the 
option of the DC bias still appears in the setup panel. 
 
¾ Voltage sweep rate 
The voltage sweep rate indicates how fast the voltage changes in one cycle (from 
the beginning to the ending of a voltage ramp cycle) in the voltage sweeping mode. 
The voltage sweep rate in the experimental setup is given in terms of frequency 
(Hz). For better understanding of the sweep rate, its unit in the thesis will be 
converted to V/s. For example, if the voltage sweeps from -6 to 6 V at a sweep rate 
of 0.1 Hz (or a period of 10s), the sweep rate is actually 12 V/10 s = 1.2 V/s. 
  
¾ Forward and reverse sweeps 
In the voltage sweeping mode, all voltage ramps are begin-end-begin cycles. The 
forward sweep means that the substrate voltage sweeps from the beginning to the 
ending of a ramp, while the reverse sweep is in the opposite direction. The forward 
sweep is closely followed by the reverse sweep. For example, if the ramp is 
defined as -6 to 6 V, then the forward sweep (i.e. substrate voltage sweep) is from 
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-6 to 6 V, which means the probe tip voltage sweeps from 6 to -6 V. The converse 
holds for the reverse sweep. 
 
In addition to the above important settings, there are some others required in the SCM 
experimental setup, such as the sample size, data scale, scan angle, etc. As these 
settings do not physically affect the SCM measurements, they are not explained in the 
thesis. 
 
4.3 DC Bias Variation 
The sample DC bias was first varied to investigate its effect on the SCM measurements. 
Figure 4.1 shows the images obtained by scanning across a SRAM test sample 
performed at a DC bias of 0 to -3 V. The p+, p-, p, n+, n- and n regions of the SRAM 
sample were acquired in terms of different depth of color under the SCM scan, and 
they have been clearly labeled in Figure 4.1 (a) and (b). The SRAM test sample is an 
oxidized-semiconductor structure consisting of regions with different levels of dopant 
concentration. The SRAM sample was scanned using the SCM imaging mode, and the 
different dopant concentration were measured and interpreted as the ∆C signals in 
terms of color contrast. 
 
- 44 - 
  
 
(a)                                       (b)  
p+ p- npn- n+ 
 
  
(c) (d)   
 
Figure 4.1: SCM images of a SRAM sample at a DC bias of (a) 0 V, (b) -1 V, (c) -2 V 
and (d) -3 V 
 
From these images, it is seen that the image contrast differs according to the DC bias 
voltage applied to the sample. The overall contrast is the greatest at a DC bias of 0 to 
-1 V and degrades if the DC bias decreases. In fact, it was found that the contrast 
degrades similarly if the DC bias increases positively (0, +1, +2, +3 V).  
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Figure 4.2: P-n junctions (a) without flatband shift, (b) with identical flatband shift, 
and (c) with opposite direction of flatband shifts 
 
The reason why the image contrast depends on the DC bias is explained using Figure 
4.2, which shows the ∆C profiles of the n- and p-type regions of a p-n junction. In 
Figure 4.2 (a), it is assumed that the p-n junction has excellent oxide quality so that 
there is almost no flatband shifts (i.e., shift of the peak ∆C from the 0 V DC bias point) 
for the two regions. The image contrast at a particular DC bias, as indicated in the 
figure, is defined as the difference in ∆C between the two regions at that DC bias. In 
this ideal case, the greatest overall contrast (~ 2 × peak ∆C) occurs at a DC bias of ~ 0 
V. As the DC bias deviates from 0 V, the overall contrast decreases and tends to vanish 
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at very large DC bias. This is similar to the case of the SRAM sample, for which a DC 
bias of 0 V shows the greatest image contrast. This is because the SRAM sample was 
fabricated using an industry-standard process and hence has good oxide quality. 
However in most of the cases, the oxide quality of a p-n junction is not so ideal and 
there may be some flatband shifts for the two regions, as shown in Figure 4.2 (b). In 
this case, a DC bias of 0 V will not give the best image contrast, and careful 
adjustment of the DC bias is needed to achieve the best image contrast. One way to 
perform the DC bias adjustment is to first obtain the individual ∆C versus sample bias 
(Vsub) profile for each of the regions using the voltage sweeping mode. This is 
followed by comparing the peaks of these measured ∆C versus Vsub profiles, so as to 
identify the DC bias that is able to achieve the best image contrast. In some worse 
cases, the flatband shifts of the two regions are in different directions, as depicted in 
Figure 4.2 (c). In this circumstance, it is very hard to choose the DC bias used to obtain 
the best image contrast.  
 
Therefore, the image contrast acquired in the SCM imaging mode has a strong 
dependence on the DC bias. If the DC bias is improperly defined, the image contrast 
and thus the accuracy of dopant profile extraction could be severely affected. 
Additionally, the use of high quality oxide also helps to minimize the difficulty in 
locating the appropriate DC bias, since a high quality oxide would result in less 
flatband shift, and thus making it easier to locate the DC bias that optimizes the image 
contrast. It should be noted that, since the DC bias is applied across the probe tip and 
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sample, if Vsub is the sample bias with respect to the probe tip, then the probe tip bias 
(Vtip) with respect to the sample is equal to –Vsub. 
 
4.4 Stabilization of the SCM ∆C Signal 
In voltage sweeping mode, the SCM ∆C signal for a specific location on a sample 
surface is acquired. Small variations in the ∆C versus Vsub profile is sometimes 
observed for consecutive voltage sweeps, and the ∆C versus Vsub profile tends to 
stabilize after several sweeps. This behavior of the SCM ∆C measurement is illustrated 
in Figure 4.3. The sample used in this measurement is an n-type silicon that has 
undergone dry oxidation at high temperature (850 °C) with an oxide thickness ~ 40 Å.  
 











 1st sweep  
 2nd sweep  
 3rd sweep  







Figure 4.3: ∆C versus Vsub profiles obtained at consecutive voltage sweeps 
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It is to be noted that the SCM probe tip was kept engaged on the sample surface for the 
various sweeps, and one sweep was immediately followed by the next. All the 
measurement settings remained unchanged after each voltage sweep. From Figure 4.3, 
it is obviously seen that the ∆C versus Vsub profiles obtained at different sweeps do not 
exactly coincide with each other but tends to shift slightly to the left, and the variation 
between these profiles seems to reduce after several sweeps. The characteristics of 
these ∆C versus Vsub profiles are shown in Table 4.1 below.   
 
Table 4.1: Characteristics of the ∆C versus Vsub profiles obtained at consecutive 
voltage sweeps 
 
Sweep Vsub at peak ∆C (V) Peak ∆C (V) FWHM (V) 
1st -0.7 0.16 1.5 
2nd -1.0 0.24 1.5 
3rd -1.3 0.26 1.5 
4th -1.7 0.27 1.8 
5th -1.8 0.28 2.1 
6th -1.9 0.29 2.04 
7th -2.0 0.3 2.1 
8th -2.0 0.3 2.1 
9th -2.1 0.3 2.1 
 
From Table 4.1, it is seen that the peak ∆C, flatband shift and FWHM of the ∆C versus 
Vsub profile change slightly for different sweeps, but these changes become smaller and 
tend to fade away after several sweeps. This is shown in Table 4.1, in which the Vsub at 
peak ∆C, peak ∆C and FWHM remain almost constant after the 4th sweep. The reason 
why the SCM ∆C signal has small variations for different sweeps but is able to 
eventually stabilize after several sweeps is probably attributed to the migration effect 
of the local oxide charges beneath the SCM probe tip. In the SCM configuration, the 
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MOS structure formed between the metal probe tip and the overlying oxidized 
semiconductor is somewhat different from the traditional MOS structure. The metal 
gate used in the SCM MOS structure is a miniature spherical metal tip (only tens of 
nanometers in tip diameter) instead of a large plate. Because of this small spherical 
gate structure, the stray electrical field in the SCM MOS structure is much higher than 
that in the traditional MOS structure. Unlike the traditional MOS structure, in which 
the oxide charges (interface trapped and other oxide charges) are evenly distributed 
beneath the gate (due to the large gate area) under the application of an electric field, 
the oxide charges in the SCM MOS structure are distributed in a Gaussian-like manner 
(due to the high stray capacitance effect) with the distribution peak located directly 
beneath the probe tip. As a result, these oxide charges have to spend more time to 
reach equilibrium during the SCM voltage sweep compared to the traditional MOS 
structure. For this reason, in SCM measurements, the distribution of these charges in 
the oxide would be slightly different at each time of voltage sweep, as they are still 
migrating to the equilibrium state. Once equilibrium is reached, these charges would 
not move much in the oxide and hence the ∆C signal stabilizes. In fact, this is only a 
proposed reason trying to explain the behavior of ∆C signal variation, which will be 
further investigated in the future.  
 
In some worse cases, the SCM ∆C signal will be totally distorted after many voltage 
sweeps, especially for thinner or low quality oxides. This is probably because of a 
large amount of oxide charge accumulating beneath the probe tip after numerous 
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voltage sweeps, which leads to the formation of a defect path and hence triggering 
oxide leakage and/or oxide breakdown. Figure 4.4 is an example showing the ∆C 
profiles observed at five consecutive voltage sweeps for a thin native SiO2. The native 
SiO2 film was grown at room temperature and its oxide thickness is only about 10 Å. 
From Figure 4.4, it can be seen that the ∆C profile becomes distorted at the 4th and 5th 
sweeps. In such circumstance, the distorted ∆C data are no longer reliable. Previous 
study shows that, in order to generate a more stable and reliable ∆C profile using SCM, 
a SiO2 layer of 20 to 50 Å in thickness is always required [5]. 
 
















Figure 4.4: ∆C versus Vsub profiles for a thin native oxide (~ 10 Å ) at consecutive 
voltage sweeps 
 
Furthermore, it was realized that there are two ways which can probably help to reduce 
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the variation in the SCM ∆C signal for different voltage sweeps. One method is to 
improve the oxide quality, so that there will be less impurity charges in the oxide. This 
is also an effective way to prevent oxide degradation from occurring after numerous 
voltage sweeps. The other way is to reduce the voltage sweep rate. It was found that 
the use of a smaller sweep rate can somewhat reduce the variation in the ∆C signal for 
different voltage sweeps. This is likely due to the fact that a smaller sweep rate allows 
more time for the oxide charges to move towards equilibrium after each voltage sweep.  
 
To conclude, it was observed that there is small variation in the SCM ∆C signal 
measured at consecutive voltage sweeps and the ∆C signal tends to stabilize after a few 
voltage sweeps. This is a significant problem in the SCM dopant profile extraction 
using the peak dC/dV technique, since the measured peak ∆C may not always be a 
consistent value for different voltage sweeps. For this reason, the ∆C versus Vsub 
profiles presented in the following parts of the thesis were always taken at the time 
when they have stabilized (usually at the fourth or fifth sweep), so as to avoid the 
ambiguity in the extraction of ∆C data due to variations in the SCM ∆C signal.  
 
4.5 Variation of Voltage Sweep Rate 
In this section, the voltage sweep rate will be varied to examine its effects on the SCM 
measurements. The SiO2 sample grown at high temperature (850 °C) used in the last 
section will be reused here. All the measurement settings remained unchanged except 
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for the sweep rate. Figure 4.5 illustrates the ∆C versus Vsub profiles obtained at 
different sweep rates, and Table 4.2 tabulates the characteristics for these ∆C versus 
Vsub profiles.   
 




























Table 4.2: Characteristics of the ∆C versus Vsub profiles obtained at different sweep 
rates from 0.24 V/s to 2.4 V/s 
 
Sweep Rate (V/s) Vsub at peak ∆C (V) Peak ∆C (V) FWHM (V) 
0.24  -1.3 0.22 1.62 
0.48  -1.5 0.22 1.68 
0.72  -1.14 0.24 1.5 
0.96  -1.56 0.24 1.62 
1.2  -1.26 0.246 1.62 
1.68  -1.8 0.228 1.8 
2  -1.38 0.234 1.74 
2.4  -1.02 0.24 1.68 
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From Figure 4.5, it is seen that the ∆C signal remains almost the same as the voltage 
sweep rate is varied from 0.24 to 2.4 V/s. Table 4.2 also verifies that there is only a 
small change in the flatband voltage shift (indicated by Vsub at peak ∆C), peak ∆C and 
FWHM, when the sweep rate is varied. The small discrepancies in the experimental 
results are natural and within acceptable tolerance. Therefore, it is concluded that the 
variation of the voltage sweep rate within the range of 0.24 V/s to 2.4 V/s would not 
affect greatly the ∆C versus Vsub characteristics in the SCM measurements. 
Nevertheless, as mentioned in the last section, the use of a smaller sweep rate could 
probably reduce the variation in the SCM ∆C signal for different voltage sweeps. 
However, on the other hand, this will increase the sweep time in the SCM 
measurements, e.g. a sweep rate of 0.24 V/s is 10 times longer in sweep time as 
compared to a sweep rate of 2.4 V/s. Therefore, the voltage sweep rate should be 
chosen at a moderate value compromising between the sweep time and ∆C signal 
variation. An excessively long sweep time could possibly induce greater degradation in 
the oxide as well. 
 
4.6 Noise in SCM Measurements 
The SCM noise is manifested as the fluctuation in the ∆C signal, and it always exists 
in the SCM measurements. The presence of SCM noise plays a crucial role in the SCM 
dopant profile extraction. It obscures the measured ∆C signals and thus limits the 
accuracy of the SCM data conversion. An example of the ∆C signal fluctuation due to 
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the SCM noise is illustrated in Figure 4.6. The sample used here is a p-type low 
temperature (~ 450 °C) SiO2 with oxide thickness of ~ 20 Å.  
 
Noise 
Figure 4.6: SCM noise in the ∆C versus Vsub measurements  
 
As can be seen in Figure 4.6, the noise in the SCM ∆C measurements seems to be 
periodic with a frequency of 20 to 40 Hz (this frequency is calculated based on the 
sweep rate and sweep range of the ∆C versus Vsub plot). In fact, the SCM noise is 
always periodic within this range of frequency in all the ∆C measurements. Therefore, 
it is believed that the noise is due to some sort of low frequency interference, which is 
probably inherent to the SCM system, such as vibration of the piezo and noise from the 
capacitance sensor. It is not very possible that the interference arises from the external 
vibrations, like the vacuum pump and environment, since the periodic noise still 
appears if the SCM measurement is performed late at night and/or the vacuum pump is 
switched off. The sources of the SCM noise are still being investigated.    
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In addition, it was also found that the peak-to-peak amplitude of the SCM noise does 
not change if the AC bias increases. However, the signal-to-noise ratio improves as the 
AC bias increases. This is demonstrated in Figure 4.7. As will be discussed in the next 
section, the measured ∆C output is a function of the AC bias. An increase in the AC 
bias will lead to an approximately linear increase in the ∆C signal.  
 
   
(a) 0.05 V               (b) 0.1 V                (c) 0.15 V 
 
   
(d) 0.2 V                (e) 0.25 V               (f) 0.3 V 
 
  
(g) 0.35 V              (h) 0.4 V 
Figure 4.7: SCM noise for an increase of the AC bias from (a) 0.5 V to (h) 0.4 V 
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From Figure 4.7, it is obviously seen that the noise effect on the ∆C measurements 
reduces with an increase of the AC bias. For an AC bias of 0.5 V in Figure 4.6 (a), the 
SCM noise is dominant and hence the actual ∆C signal is obscured by the noise. In this 
case, it is very hard to recognize the ∆C peak in the plot. For an AC bias of 1V in 
Figure 4.7 (b), the magnitude of the ∆C signal increases with the AC bias, but the noise 
amplitude remains unchanged. Therefore, the signal-to-noise ratio improves and the 
∆C versus Vsub plot looks less distorted. As the AC bias continues to increase, the noise 
effect on the ∆C versus Vsub profile reduces, and the profile looks less oscillated and 
much clearer, especially in Figure 4.7 (f) to (h).  
 
From these results, it is seen that the increase of the AC bias can be used to minimize 
the noise effect on the ∆C versus Vsub plot, since the noise amplitude will not respond 
to the increase of the AC bias. However, an excessively large AC bias would also 
affect the SCM measurements, which will be discussed in the next section. 
 
4.7 AC Bias Variation 
In this section, the effect of AC bias variation on the SCM measurements will be 
investigated. As mentioned in section 4.2, the AC bias is added onto the DC bias to 
shift the operating voltage to measure the ∆C. This implies that the calculated ∆C 
value will be different if the AC bias is changed. According to SCM support note no. 
289 [59], the ∆C output of the SCM sensor is a linear function of the AC bias. An 
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increase in the AC bias will lead to an approximately linear response of the ∆C signal. 
Figure 4.8 depicts the ∆C versus Vsub plots for a range of AC bias from 0.05 V to 0.4 V 
in steps of 0.05 V. Similar to the previous section, the sample used here is a p-type low 
temperature (~ 450 °C) SiO2 with oxide thickness of ~ 20 Å. 
 















 AC bias = 0.05 V
 AC bias = 0.1 V
 AC bias = 0.15 V
 AC bias = 0.2 V
 AC bias = 0.25 V
 AC bias = 0.3 V
 AC bias = 0.35 V
 AC bias = 0.4 V
 
Figure 4.8: ∆C versus Vsub plots for different AC bias 
  
From Figure 4.8, it is seen that as the AC bias increases from 0.05 to 0.4 V, the 
magnitude of the ∆C signal increases accordingly, but the Vsub corresponding to the 
peak ∆C remains almost at the same position. Using a schematic of the C-V curve 
shown in Figure 4.9, the reason why the ∆C signal magnitude increases with the AC 
bias can be explained as follows. Since the AC bias is added onto the DC bias to 
calculate the ∆C, the AC bias amplitude is the amplitude of the voltage applied in the 
∆C calculation. Therefore, a smaller Vac will give rise to a smaller ∆C in the C-V curve 
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(i.e., ∆C1 < ∆C2, since Vac1 < Vac2), as indicated in the Figure 4.9.   
 
 
Figure 4.9: Relationship between the AC bias and the measured ∆C 
 
Figure 4.10 shows the dC/dV versus Vsub plots. The ∆C on the y-axis has been changed 
to the dC/dV, meaning that the measure ∆C signal is normalized with the 
corresponding AC bias to give the dC/dV. From the figure, it is seen that the ∆C versus 
Vsub plots for different AC bias almost coincide with each other after the AC bias 
scaling. This verifies that the ∆C signal is approximately proportional to the AC bias. 
The severe fluctuation on the dC/dV versus Vsub plot at an AC bias of 0.05 V is due to 
the small scaling factor of 0.05, which makes the dC/dV signal as well as the SCM 
noise appear stronger.  
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 AC bias = 0.05 V
 AC bias = 0.1 V
 AC bias = 0.15 V
 AC bias = 0.2 V
 AC bias = 0.25 V
 AC bias = 0.3 V
 AC bias = 0.35 V
 AC bias = 0.4 V
 
Figure 4.10: Normalized ∆C (dC/dV) versus Vsub plots for different AC bias  
 
Table 4.3: Characteristics of the normalized ∆C (dC/dV) versus Vsub plots for the 
different AC bias  
 
AC bias (V) Vsub at peak dC/dV(V) Peak dC/dV (V/V) FWHM (V)
0.05 4.31 -0.2 2.9 
0.1 3.90 -0.19 2.94 
0.15 3.83 -0.19 3.09 
0.2 4.08 -0.19 2.54 
0.25 3.98 -0.17 3.30 
0.3 3.72 -0.17 3.26 
0.35 4.16 -0.17 3.37 
0.4 3.90 -0.17 3.23 
 
The characteristics of these dC/dV versus Vsub profiles are elaborated in Table 4.3 
above. From the table, it is seen that the Vsub at peak dC/dV remains approximately at 
the same voltage location as the AC bias increases. Besides, it is found that there is 
insignificant variation in the peak dC/dV as the AC bias increases. The small decrease 
in the magnitude of the peak dC/dV for larger AC bias is probably due to the following 
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reason. The depletion region in the C-V characteristic is a curve, instead of a straight 
line, with the maximum slope located approximately at the middle of the curve. For 
this reason, the SCM measured dC/dV curve resembles the real dC/dV curve (the 
derivative of the C-V curve) if and only if the AC bias used is infinitely small, such 
that the peak dC/dV is equal to the maximum slope of the C-V curve. Note that the 
“dC/dV” used in the thesis refers to ∆C/Vac, rather than the actual derivative of the 
C-V curve. However, in practical SCM measurements, it is impossible to use an 
infinitely small AC bias. Therefore, the magnitude of the peak dC/dV obtained in the 
SCM measurements will be slightly less than that of the maximum C-V slope. 
However, the smaller the AC bias used, the closer the peak dC/dV will be to the 
maximum C-V slope. This is the reason why the peak dC/dV shown in the Table 4.3 
tends to decrease with an increase in the AC bias.  
 
For the FWHM of the normalized dC/dV profile in Table 4.3, it is only slightly 
affected by the change in the AC bias. Although the FWHM seems to be greater for 
larger AC biases (0.25 to 0.4 V), there is no definite trend. Even if this trend really 
occurs in the SCM measurements, it is suspected that this is probably only a resultant 
effect due to the methodology of ∆C calculation in SCM, like the decrease in the peak 
dC/dV for larger AC bias, and it may have nothing to do with the interface trap density.  
 
To conclude, the overall dC/dV versus Vsub characteristics would not be significantly 
affected by the change in the AC bias. However, on one hand, if the AC bias is too 
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large, it would cause the SCM measured dC/dV curve to be much deviated from the 
actual dC/dV curve. On the other hand, if it is too small, the SCM signal will be 
seriously distorted due to the SCM noise, as discussed in the last section. Therefore, 
the use of the AC bias should be a compromise between the dC/dV deviation and noise 
effect. For this reason, it is suggested that, under acceptable level of noise distortion, 
one should use an AC bias as small as possible. For example, an AC bias of 0.1 to 0.2 
V is used in the SiO2 measurement, while an AC bias of 0.4 V is used in the high-k 
dielectric measurement, since the SCM ∆C signal for the high-k dielectric is always 
much weaker. 
   
4.8 Effect of Oxide Quality on SCM Measurement 
This section investigates the influence of oxide quality grown by different oxidation 
methods on the SCM dC/dV measurements. One method is dry oxidation, in which a 
p-type Si wafer underwent dry oxidation at 850 °C for 10 minutes. The other method is 
wet oxidation, which uses the same type of silicon wafer but oxidizing it in steam at 
600 °C for 2 hours. The two SiO2 oxides have similar physical thickness of ~ 32 Å. 
After the oxidations, SCM dC/dV measurements were immediately performed on these 
two samples. Figure 4.11 shows the dC/dV profiles for the two SiO2 oxides, and the 
detailed characteristics of these dC/dV profiles are shown in Table 4.4.   
 
- 62 - 





















          oxidation
 Wet 
          oxidation
 
 
Figure 4.11: dC/dV versus Vtip profiles for two oxides grown using different oxidation 
methods (dry and wet oxidation) 
 
Table 4.4: Characteristics of the two dC/dV profiles in Figure 4.10. 
Oxidation method Vtip at peak dC/dV (V) 
Peak dC/dV 
(V/V) FWHM (V) 
Dry oxidation 0.2 -0.46 1.56 
Wet oxidation 0.25 -0.13 1.39 
 
From the above results, it is seen that the peak dC/dV magnitude for the dry oxidation 
is much larger than that for the wet oxidation. This could be attributed to the difference 
in the oxide characteristics between the dry and wet oxidations. In general, dry 
oxidation results in better oxide quality in terms of denser oxide structure, more 
uniform surface, less oxide leakage current, compared to wet oxidation. Nevertheless, 
wet oxidation is known to have less pin holes in thin oxide, and thus certain industries 
may use low temperature wet oxidation for gate oxides thinner than 50 Å. From 
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empirical SCM experiments, the dC/dV signal always seems to be stronger if the oxide 
quality is better. Dry oxidation, which is believed to have better oxide quality in this 
case, also shows similar result. For the probe tip bias (Vtip) corresponding to peak 
dC/dV, it looks almost the same for both oxidation methods. This indicates that there is 
a similar amount of fixed charge in both oxides, because the fixed charge density (Nf) 
is related to the shift in the position of the peak ∆C signal from 0 V [5]. However for 
the FWHM, it is slightly smaller for the wet oxide. This could be due to the passivation 
of the interface traps by hydrogen related species during wet oxidation which reduces 
the interface trap density in the wet oxide. 
 
From above discussion, it tells that the surface oxide preparation plays a very 
important role in SCM analysis. The use of different oxidation methods could result in 
differences in oxide quality, which may cause the measured peak dC/dV to be 
inconsistent. This raises a problem in applying the peak dC/dV technique for SCM 
dopant profile extraction, since the peak dC/dV obtained for a semiconductor is not a 
consistent value for different oxide quality. For this reason, in order to minimize the 
ambiguity in the extracted dopant profiles from the SCM data, it is essential to always 
adopt an oxidation method to fabricate a constant and high quality oxide. 
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4.9 SCM Contrast Reversal Effect 
4.9.1 Overview on SCM contrast reversal effect 
This section investigates the SCM contrast reversal effect which can occur in the SCM 
dopant profile extraction. The SCM contrast reversal effect is described as a decreased 
SCM signal for low dopant concentration so that a monotonic behavior in the dC/dV 
signal with dopant concentration is not obtained [15]. The contrast reversal effect 




Figure 4.12: The SCM contrast reversal effect and ideal monotonic correlation between 
the peak dC/dV magnitude and substrate dopant concentration 
 
In Figure 4.12, it is seen that the use of the peak dC/dV technique in SCM dopant 
profile extraction is based on a monotonic correlation between the peak dC/dV signal 
magnitude and the substrate dopant concentration in semiconductor devices. However, 
due to the contrast reversal effect, the peak dC/dV magnitude decreases 
non-monotonically with the substrate dopant concentration at low dopant 
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concentration, which causes an ambiguous conversion of a single dC/dV magnitude 
into two corresponding substrate dopant concentrations. Therefore, the SCM contrast 
reversal effect places a fundamental restriction on the range of substrate dopant 
concentration where the peak dC/dV technique can be used. 
 
4.9.2 SCM measurements on a multiple dopant step sample  
In this section, SCM measurements will be performed on a multiple dopant step (MDS) 
sample to show the occurrence of the SCM contrast reversal effect, and the 
experimental dC/dV profiles for the MDS sample will be compared with the simulated 
dC/dV profiles. The MDS sample is actually a p-type Si structure implanted with seven 
levels of boron density, spreading over a depth of 50 µm as shown in Figure 4.13. The 
highest boron dopant concentration of 6×1019 cm-3 is located at the surface of the 
sample with the dopant concentration gradually decreasing at about every 6 µm until 
reaching the lowest dopant concentration of 2.5×1015 cm-3 at a depth of 42 µm from 
the surface of the sample. The cross-sectioned schematic view of the multiple dopant 
step structure measured by SIMS profiling is shown in Figure 4.13. 
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Figure 4.13: Schematic showing the dopant distribution of the MDS sample measured 
by SIMS profiling 
 
Before performing the SCM measurements on the MDS sample, it is necessary to 
achieve a relatively flat cross-sectioned surface as surface roughness will significantly 
affect the accuracy of the measurements. At the beginning, a standard polishing 
procedure was performed on the edge of a hand-cleaved sample. However, rounding of 
the edge occurred after the polishing, and this has been found to distort the measured 
SCM signal. In the case of MDS sample, SCM measurements on higher dopant 
concentration levels (located close to the edge) will be affected by the edge rounding 
effect. For this reason, machine cleaving (precision cleaving done in Chartered 
Semiconductor Manufacturing) has to be used instead to obtain a smooth surface 
without any need for subsequent polishing steps. It was found that the cleaved edge is 
near atomically flat without any edge rounding after the precision cleaving.   
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After the cleaving process, the MDS sample was put into a furnace to grow an oxide 
on the edge surface. In order to minimize dopant diffusion, which will disturb the 
dopant distribution in the sample, the oxidation temperature and duration must be kept 
as low and as short as possible. The oxidation temperature and duration were varied a 
few times so as to find the most feasible environment that meets this requirement. 
Figure 4.14 shows the oxide thickness grown respectively using wet and dry 
oxidations at different temperatures and for different durations.  
 

























 Dry at 500 oC
 Dry at 600 oC
 Wet at 500 oC 
          (O2 flow in 450 cc/min)
 Wet at 600 oC 
          (O2 flow in 600 cc/min)
 
Figure 4.14: Oxide thickness grown using wet and dry oxidations at different 
temperatures and for different durations  
 
Usually, SCM images of silicon are most easily produced and interpreted if the silicon 
has a thin insulating layer sufficient to form an MOS capacitor structure with the 
metallic SCM probe tip. However, the oxide should not be so thin as to permit 
tunneling current to flow at the applied DC bias, as this could distort the measured 
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capacitance. For silicon dioxide films on silicon, an oxide thickness of approximately 
30 Å meets both criteria. According to Figure 4.14, 2 hours of wet oxidation at 600 °C 
under 600 cubic centimeters per min (cc/min) oxygen flow is able to grow an oxide 
with thickness of about 30 Å. Note that the oxygen flow in the furnace is usually 150 
cc/min, and the 600 cc/min setting is close to the maximum. For the other conditions, 
either the oxidation duration is too long or the oxide thickness grown is too thin. 
Therefore, 2 hours of wet oxidation at 600 °C under 600 cc/min oxygen flow was 
adopted as the oxidation environment to grow a 30 Å thick oxide on the MDS sample. 
For ease of the monitoring of the oxide thickness and other oxide characteristics, a 
p-type silicon wafer piece was oxidized together with the MDS sample.  
 
After growing a 30 Å thick oxide on the MDS sample, the side opposite to the edge 
surface that was going to be measured was coated with silver paint and quickly 
attached to a metal disk holder. This is to ensure that there is electrical contact between 
the sample and the metal chuck of the SCM machine. Next, the MDS sample that has 
been firmly attached onto the metal disk was sent for SCM measurements. In order to 
precisely position the SCM probe tip at the desired depth from the sample edge, the 
edge with the highest dopant concentration was set as the reference line and then the 
“x-offset” function in the SCM setup panel was defined to horizontally move the SCM 
probe tip to the desired depth. For example, to move the SCM probe tip to the middle 
of step 3 (around 26 µm at S3, as shown in Figure 4.13), the left edge where the 
highest dopant concentration is located is first set as the reference line (on this line, 
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x-offset = 0), and then the x-offset is changed to -26 µm. Note that the probe tip moves 
to the right if the x-offset is negative, and vice versa. 
 
In order to give an overall view of the dopant distribution in the MDS sample, SCM 
imaging was first performed on the edge surface of the MDS sample by scanning the 
SCM probe tip across a defined area of 50 × 50 µm2 over the surface. Figure 4.15 
shows the acquired SCM image on the edge surface together with its section analysis. 




Figure 4.15: SCM image on the edge surface of the MDS sample together with the 
section analysis 
 
From Figure 4.15, it is seen that the implanted dopant concentration in the MDS 
sample is regularly distributed with the width of each dopant step of about 6 µm. The 
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seven steps (S1 to S7) of different dopant concentrations have been clearly labeled in 
the SCM image and its sectioned view, where the steps S7 and S1 located at the left- 
and right-most ends of the image, respectively, denote the highest and lowest dopant 
concentrations (6×1019 cm-3 and 2.5×1015 cm-3). However, due to the SCM contrast 
reversal effect, the seven steps of dopant concentration obtained by the SCM imaging 
shows a turn-over point that is approximately located between S4 and S3. As can be 
seen in Figure 4.15, S4 and S3 have the darkest color in the SCM image and 
accordingly the lowest ∆C in the sectioned analysis. This is different from the seven 
steps of dopant concentration obtained by SIMS profiling shown in Figure 4.13, where 
the seven steps monotonically decrease from S7 to S1 in a staircase manner. The 
ambiguity in dopant concentration extraction using SCM due to the contrast reversal 
effect will be discussed later. 
 
After the SCM imaging, the dC/dV signals at various dopant concentrations of the 
MDS sample were acquired by scanning the SCM probe tip on the edge surface across 
the seven dopant steps. The dC/dV measurement was performed at an AC bias of 0.2 V 
while the sample was swept with a DC bias from -6 to 6 V at a sweep rate of 2.4 V/s. 
Once the dC/dV measurement was completed, the MDS sample was subjected to 
forming gas (FG) anneal at a temperature of 450 °C in an ambient of 10% hydrogen 
and 90% nitrogen for 35 minutes. This was followed by repeating the same dC/dV 
measurements on the sample (with the annealed oxide) at the same AC bias and sweep 
rate. The purpose of the FG anneal is to improve the oxide quality of the sample. 
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Figure 4.16: Combined plot of the measured peak dC/dV of the MDS sample 
(as-grown and FG annealed) with the simulated peak dC/dV 
 
Figure 4.16 shows the combined plot of the measured peak dC/dV of the MDS sample 
(as-grown and FG annealed) with the simulated peak dC/dV (done by Ph. D. student 
Wong Kin Mun) for the case which gives the closest approximation of the conditions 
(with acceptor- and donor-like interface traps each occupying half of the energy 
bandgap and with a mobility degraded surface layer in the simulation) of the MDS 
sample. As-grown and FG annealed respectively represent the MDS sample before and 
after the forming gas anneal. The simulated peak dC/dV values in Figure 4.16 was 
obtained by first numerically differentiating the simulated high frequency C-V curve at 
each corresponding dopant concentration and then taking note of the voltage (V) value 
corresponding to the peak dC/dV value. The measured peak dC/dV in the figure is 
represented by error bars depicting the maximum, mean and minimum value at each of 
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the seven dopant density levels in the MDS sample. In the figure, it is clearly seen that 
there is a turn-over point of the peak dC/dV versus dopant concentration at low dopant 
concentration for each of the three cases. The turn-over point of the simulated peak 
dC/dV curve is very close to those of the measured peak dC/dV curves at a dopant 
concentration of around 3×1016 cm-3 for both the as-grown and FG annealed cases. 
Therefore, the dC/dV measurements of the MDS sample gives a very important 
verification of the occurrence of the contrast reversal effect in the SCM measurements. 
Its agreement with the simulated dC/dV results further substantiates the occurrence of 
this effect.  
 
Furthermore, Figure 4.16 shows that the peak dC/dV magnitude is not much different 
before and after the forming gas anneal, which suggests that the accuracy of using 
peak dC/dV magnitude in dopant profile extraction is not significantly affected by the 
interfacial quality of the oxide. This could possible be due to the interface traps being 
not able to respond to the extremely high frequency of 915 MHz of the SCM resonant 
detector circuit, from which the dC/dV signal was obtained, except for the faster 
interface traps (with small time constants) located close to the band edges. As for the 
90 kHz AC signal, while this does effectively switch the effective DC bias, most 
interface traps likewise would not respond to this high frequency signal, so that the 
change in capacitance detected is close to the slope of an ideal interface trap-free 
high-frequency C-V curve. This results in the magnitude of the peak dC/dV, at any 
give surface potential, to be independent of interface traps, and to be dependent only 
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on the substrate dopant concentration [4]. Therefore, the use of peak dC/dV technique 
in dopant profile extraction would be ideal if not for the contrast reversal effect, which 
results in ambiguity in the extracted dopant concentration.  
 
Figure 4.16 also shows that the turn-over point of the measured peak dC/dV curve after 
the forming gas anneal seems to shift to lower levels of dopant concentration for an 
oxide with better interfacial quality, although this is not very obvious. The decrease in 
interface trap density after the forming gas anneal can be viewed from Figure 4.17, 
which shows the corresponding FWHM value plotted against the substrate dopant 
concentration for both cases of the as-grown and FG annealed samples. 
 






















Figure 4.17: FWHM of the dC/dV curve plotted against the substrate dopant 
concentration for the two cases (as-grown and FG annealed) 
 
- 74 - 
In Figure 4.17 , the interfacial quality after the forming gas anneal greatly improves as 
can be seen from the much smaller FWHM of the dC/dV curve, which is proportional 
to the amount of interface trapped charge in the oxide. The reduction in the interface 
trap density after the forming gas anneal is attributed to the passivation of the 
interfacial dangling bonds by the hydrogen atoms. Using the simulation model, it was 
found that the appearance of the SCM contrast reversal effect is likely due to the 
reason that at lower dopant concentration, the significant increase of the device series 
resistance (series resistance is inversely related to substrate dopant concentration) 
causes the accumulation capacitance in the C-V characteristic to decrease faster than 
the inversion capacitance, which leads to a reduction in the magnitude of the maximum 
C-V slope (peak dC/dV). As a result, the magnitude of the peak dC/dV reduces with 
dopant concentration at low dopant concentration, namely the occurrence of the 
contrast reversal effect. Furthermore, from simulation studies (by Ph. D. student Wong 
Kin Mun), it was realized that the interface trap density plays a crucial role in the SCM 
contrast reversal effect. The existence of interface trapped charges would change the 
emission and capturing time of electrons, which would cause more depletion and thus 
increase the series resistance. As a consequence, it would shift the turn-over point to 
higher dopant concentrations. This is verified by experimental results obtained using 
the MDS sample. As shown previously in Figure 4.16, the turn-over point of the 
measured peak dC/dV curve tends to shift (although not very obvious) to lower levels 
of dopant concentration, after the interface trap density of the MDS sample is reduced 
by the forming gas anneal. Therefore, in order to maximize the range of substrate 
- 75 - 
dopant concentration where the peak dC/dV method can be applied for SCM dopant 
profile extraction, an oxide with good interfacial quality is still required.  
 

























Figure 4.18: dC/dV plots for the MDS sample before and after the forming gas anneal 
 
Figure 4.18 shows the dC/dV profiles for the MDS sample at the two different stages: 
as-grown (before forming gas anneal) and FG annealed (after forming gas anneal). The 
dC/dV profiles shown in the figure were obtained at the same dopant concentration 
level of 2.5×1015 cm-3 (S1). Similar to the results shown earlier, the FWHM of the 
dC/dV curve in Figure 4.18 reduces significantly after the forming gas anneal, but the 
peak dC/dV magnitude remains almost the same. Besides, the probe tip bias (Vtip) 
corresponding to the peak dC/dV does not shift too much after the forming gas anneal, 
which suggests that interface traps would not significantly affect the dC/dV flatband 
voltage. Additionally, it is seen that there is a spurious positive dC/dV peak near the 
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inversion region of the dC/dV curve for both cases, as indicated in the figure. To better 
understand this effect, a schematic diagram (in the inset of the figure) is used to 
explain this spurious dC/dV peak in relation to that of C-V measurement. There are a 
few reasons accounting for this spurious peak phenomenon. 
  
a. Deep depletion effect. This effect usually occurs when the voltage sweep rate is 
too fast, such that the minority carriers are not able to respond to the fast voltage 
change and thus the formation of the inversion layer has not reach an equilibrium 
condition. The sweep rate used in the SCM measurements is 2.4V/s, which could 
be considered a rather fast sweep rate. Hence, deep depletion effect may be one of 
the reasons. 
b. Surface mobile charges. The mobile ions within the oxide may also result in the 
spurious peak effect. The surface mobile charges could be generated during the 
fabrication process. 
c. Effect of stray light [21][22]. In the standard configuration of SCM, the AFM laser 
is focused at the end of the cantilever containing the probe tip. However, if any of 
this light impinges on the sample surface with energy above the bandgap, it can be 
a source for generating excess electron-hole pairs in the semiconductor. As a result, 
this can cause a low-frequency C-V characteristic (capacitance increases after 
depletion) or deep depletion effect in SCM measurements, namely the spurious 
side peak near the inversion region of the dC/dV curve. 
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Furthermore, it is found that the spurious side peak effect seems to become more 
serious after the forming gas anneal. This might be due to the forming gas anneal itself 
which alters the surface condition of the silicon, and thus causing it to go more easily 
into deep depletion, or the effect of the anneal on the surface mobile charges. 
 
4.9.3 Measurements on a uniform concentration p-type sample  
In order to further examine the oxide quality of the p-type MDS sample, a uniform 
concentration p-type wafer was subjected to the same oxidation conditions (wet 
oxidation at 600 °C for 2 hours) as those of the MDS sample, so that the oxide quality 
of the MDS sample is reflected by this uniform concentration p-type sample. After the 
oxidation, different stages of measurements were performed on the p-type sample to 
characterize its oxide quality. The measurement procedure is shown in Figure. 4.19. 
 
 
Figure 4.19: Measurements performed on the uniform concentration p-type sample 
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4.9.3.1 SCM measurements on the uniform concentration p-type sample 
After going through the same oxidation conditions as those of the MDS sample, the 
uniform concentration p-type sample was cut into two half pieces. One half is the 
as-grown piece, while the other half which was sent for the forming gas anneal (same 
anneal conditions as those of the MDS sample), is denoted as the “FG annealed”. SCM 
measurements were performed on these two pieces of sample (as-grown and FG 
annealed), and the measured dC/dV versus tip bias profiles are shown in Figure 4.20.  
 















          (before forming gas anneal)
 FG annealed
          (after forming gas anneal)
 
 
Figure 4.19: SCM measured dC/dV versus Vtip profiles for the uniform concentration 
p-type sample before and after the forming gas anneal 
 
Compared to the MDS sample, Figure 4.20 shows similar results for the dC/dV 
characteristics before and after the forming gas anneal. The FWHM of the dC/dV 
curve decreases after the forming gas anneal (for the as-grown sample, the FWHM is 
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about 1.54 V, while for the FG annealed one, it is about 1.3 V). The peak dC/dV and 
Vtip corresponding to it do not change significantly before and after forming gas anneal. 
Furthermore, it can be found that, similar to the MDS sample, there is also a spurious 
side peak occurring near the inversion region of the dC/dV curve for the p-type sample, 
and it tends to become larger after the forming gas anneal. Therefore, these dC/dV 
measurement results agree well with those obtained for the MDS sample.  
 
4.9.3.2 C-V measurements on the uniform concentration p-type sample 
C-V measurements, using both parallel and series modes, were performed on the 
p-type sample for four different stages of sample fabrication: (1) as-grown before 
PMA, (2) FG annealed before the PMA, (3) as-grown after PMA, and (4) FG annealed 
after the PMA. The C-V measurements were used to qualitatively monitor the oxide 
quality of the p-type sample. Figure 4.20 on the next page shows the measured C-V 
characteristics in parallel mode for (a) the as-grown sample after PMA, and (b) the FG 
annealed sample after PMA. 
 
Figure 4.21 shows that the accumulation capacitance increases after the forming gas 
anneal, implying an improvement of the oxide quality or an increase in the dielectric 
constant of the oxide. From the figure, it is also seen that the C-V curves for both the 
as-grown and FG annealed samples are frequency-dependent, namely that the 
accumulation capacitance is larger for a smaller frequency. 
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(a): As-grown sample after PMA 
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(b): FG annealed sample after PMA 
Figure 4.21: C-V curves in parallel mode for (a) the as-grown sample after PMA, and 
(b) the FG annealed sample after PMA 
 
The frequency-dependent C-V characteristic is most likely due to the series resistance 
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effect. In thin oxides, the series resistance Rs is more dominant than the parallel 
resistance Rp (this will be discussed in more detail in the later section). Taking this 
series resistance effect into consideration, the accumulation capacitance can be written 
as Cma = Cox/(1+ω2Rs2Cox2), where Cox is the oxide capacitance. Hence, if the 
frequency ω is higher, the accumulation capacitance Cma becomes smaller. 
Nevertheless, if the oxide quality of the device is very good, Rs will be very small, and 
then the term ω2Rs2Cox2 will be almost negligible. As a result, the frequency ω would 
not influence the accumulation capacitance too much. For example, the nitrided SiO2 
sample shown in Figure 4.22 below has excellent oxide quality and thus a very small 
Rs. C-V measurements in both parallel and series modes were performed on this 
sample, and the results show that the frequency dispersion for this nitrided sample is 
very small, especially for the series mode C-V curves.  
 




















 f = 100 kHz 
          (Parallel Model)
 f = 1 MHz 
          (Parallel Model)
 f = 100 kHz 
          (Series Model)
 f = 1 MHz 
          (Series Model)
 
Figure 4.22: C-V curves for the nitrided SiO2 sample 
- 82 - 
In addition to the series resistance, inductance effect could also cause the C-V curves 
to be frequency dependent. When the frequency increases, the device (including the 
connecting wires of the measurement system) tends to be more inductive and less 
capacitive, and hence the measured capacitance for higher frequency would reduce. 
For extremely high frequency of greater than 1 MHz, the inductance effect becomes 
very dominant, which can even cause the accumulation capacitance to become 
negative. 
 
Other than the frequency-dependent characteristic, the C-V profiles shown in Figure 
4.21 also exhibit a turn-over point near the inversion region of the C-V curve. This 
could be explained by the following reasons.  
 
a. Deep depletion effect due to a fast sweep rate. However, it is not likely in this case, 
because it was found subsequently that a variation of the sweep rate from 0.46 V/s 
to 0.1 V/s does not seem to reduce the turn-over point at all.  
b. Moisture/ionic effect when the moisture from the air reside around the aluminum 
dots and increases the extent of the inversion layer in the silicon. This effect 
becomes significant if the dots have small size. In our cases, the capacitance dots 
are 1mm in radius. How much the moisture effect influences the C-V 
measurement using capacitance dots of 1mm radius is still under further 
observation.  
c. Minority carrier effect. It arises probably because some of the minority carriers 
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(electrons in the case) are able to respond to the frequency under inversion bias so 
that the C-V curve would exhibit a low-frequency characteristic (the turn-over 
point). This effect becomes more significant in p-type sample, as electrons have 
higher mobility than holes.  
d. Surface mobile charges. This has been discussed in the previous section. 
 
Moreover, it was found that the turn-over point is also frequency dependent, as can be 
seen in Figure 4.21, in which the turn-over point effect becomes more serious at a 
lower measurement frequency. This could be explained using reason (c) above, as 
more minority carriers are able to respond to a lower frequency, which thus leads to a 
low-frequency-like C-V characteristic. Since the turn-over point effect is frequency 
dependent, it could also be due to the interface traps, whereby interface traps affect the 
minority carriers at the surface of the silicon causing the device to go into deep 
depletion. The subsequent return to the equilibrium inversion condition results in the 
turn-over point. 
 
In addition to the parallel mode, C-V measurements in the series mode were also 
performed on the as-grown and FG annealed sample. Figure 4.23 shows the measured 
C-V curves in the series mode for the as-grown sample after PMA.  
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Figure 4.23: C-V curves in series mode for the as-grown sample after the PMA 
 
From Figure 4.23, it is seen that, similar to the parallel mode C-V curves, the series 
mode C-V curves are also frequency dependent, and the turn-over point effect occurs 
again near the inversion region of the C-V curve.  
 
Figure 4.24 shows schematic diagrams of the actual device and two equivalent circuit 
models (parallel and series models) in the C-V measurements. In fact, the selection of 
the circuit model depends on several factors, especially the measurement frequency 
and the oxide thickness. A large oxide thickness yields a small oxide capacitance Cox 
and thus a large reactance. This implies that the effect of the parallel resistance Rp has 
relatively more significance than that of the series resistance Rs, so the parallel model 
should be used. On the other hand, a small oxide thickness leads to a large Cox and thus 
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a small reactance, so Rs has relatively more significance than Rp and the series model 
should be used. Likewise, measurement frequency influences the selection of the 
model as well. For high frequency, Rs is dominant and the series model should be used, 
while for low frequency, Rp is dominant and the parallel model should be used.   
 
  
Cp Rp’ CsCox Rp
Rs’ Rs
Actual device Parallel model Series model 
Figure 4.24: Actual device, parallel and series circuit models in C-V measurements 
 
To conclude the C-V measurement on the p-type sample, it can be seen that some of 
the findings in the C-V measurements agree well with the SCM measurement results 
obtained previously for the MDS and p-type samples. This suggests that the C-V 
measurements can be used to interpret and analyze the SCM measurements of the 
same sample. For example, there is a turn-over point occurring near the inversion 
region of the C-V curves of the p-type sample, which has also been observed in the 
SCM measured dC/dV profiles for the MDS and p-type samples. Therefore, the 
appearance of the turn-over point behavior in both the SCM and C-V measurements 
suggests that this behavior in the SCM measurements is likely a resultant effect from 
the sample fabrication process, rather than the measurement itself, such as the forming 
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gas anneal process, which may introduce more surface mobile charges into the oxide, 
and thus resulting in this turn-over point behavior.  
 
4.9.3.3 Conductance measurements on the uniform concentration p-type sample 
Conductance measurements were conducted on the uniform concentration p-type 
sample to obtain the interface trap density (Dit). Figure 4.25 shows the measured Dit 
versus surface potential (Φs) curves for the p-type sample at the four different 
fabrication stages: (1) as-grown before PMA, (2) FG annealed before PMA, (3) 
as-grown after PMA, and (4) FG annealed after PMA. Note that surface potential Φs = 
surface band bending (Ψs) + bulk potential (Φb).  
 













 As-grown, before PMA
 FG annealed, before PMA
 AS-grown, after PMA
 FG anealed, after PMA
 
 
Figure 4.25: Dit versus surface potential (Φs) curves for the uniform concentration 
p-type sample at four different fabricated stages 
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Usually, the Dit value is taken at the point where the surface potential Φs = 0 eV. At this 
point, Dit reaches its midgap value, where Ef = Ei (i.e., Fermi level Ef is equal to the 
intrinsic Fermi level Ei). From Figure 4.25, it is seen that, at Φs = 0 eV, Dit (as-grown, 
before PMA) > Dit (FGA, before PMA) > Dit (as-grown, after PMA) > Dit (FGA, after 
PMA). Therefore, this result convincingly verifies that the amount of interface trapped 
charge in the oxide can be significantly reduced after the forming gas anneal. The 
decrease in Dit after the PMA is likely due to the fact that, since the PMA is also 
carried out in the forming gas ambient, the PMA actually acts as a shorter-time 
forming gas anneal.  
 
The conductance measurement results of the p-type sample demonstrated above are 
corresponding well to the SCM measurement results obtained earlier for the MDS and 
p-type samples, in which the FWHM of the SCM dC/dV characteristics for both the 
MDS and p-type samples was found to become smaller after the forming gas anneal. 
Therefore, it can be seen that the Dit information extracted from the SCM method can 
be verified using the established conductance method.      
 
4.10 Summary 
This chapter first describes the basic SCM experimental setup. Following this, the 
various issues affecting the SCM dopant profile extraction are investigated and 
discussed. Firstly, the DC bias was found to influence the SCM image contrast. 
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Secondly, the SCM ∆C versus Vsub profile varies slightly for consecutive voltage 
sweeps, before the profile finally stabilizes. Thirdly, the voltage sweep rate was 
investigated and found not to affect the dC/dV measurements too much. Fourthly, it 
was realized that periodic noise always exist in the SCM measurements, which 
obscures the measured dC/dV profiles where the ∆C signal is low and thus affects the 
accuracy of SCM dopant profile extraction. This SCM noise effect can be effectively 
reduced by increasing the AC bias, as a larger AC bias is able to enhance the ∆C output 
signal resulting in an improved signal-to-noise ratio. However, if the AC bias is set to 
be too large, the measured dC/dV profile will be more deviated from the real dC/dV 
profile (derivative of the C-V curve). Therefore, the selection of the AC bias should be 
a compromise between minimizing the dC/dV deviation and noise effect. In this 
chapter, results on oxides grown under different oxidation conditions were presented to 
investigate the effect of oxide quality on the SCM measurements. It was shown that 
different oxide quality would affect the dC/dV characteristics, which highlights a 
problem in applying the peak dC/dV method for SCM doapnt profile extraction. 
Finally, the SCM contrast reversal effect was demonstrated and verified by performing 
the dC/dV measurements on a multiple dopant step sample. The SCM contrast reversal 
effect causes ambiguity in dopant concentration extraction using the SCM peak dC/dV 
method. However, the dopant concentration range where the peak dC/dV method is 
applicable for unambiguous extraction can be increased by improving the interfacial 
quality. Finally, SCM and other electrical methods were also performed on a uniformly 
doped p-type sample to further validate the results.  
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CHAPTER 5 
DIELECTRIC CHARACTERIZATION USING SCM 
 
5.1 Introduction 
In addition to dopant profiling, SCM has recently been developed as a convenient 
method for dielectric characterization [4][5]. In this chapter, the capability of using 
SCM as a technique for dielectric characterization will be further investigated. The 
most common and convenient method in SCM dielectric characterization is to use the 
full-width at half-maximum (FWHM) of the SCM dC/dV characteristic to monitor the 
oxide interfacial quality, as the FWHM of the dC/dV characteristic was found to be 
strongly dependent on the interface trap density due to the stretch-out effect of 
interface traps on the C-V curve. Figure 5.1 on the next page shows the FWHM of the 
dC/dV characteristic plotted against the midgap interface trap density (Dit(mg)) for 
silicon dioxide [4]. From the figure, it is seen that the measured FWHM increases with 
the interface trap density, which is especially obvious for the samples with higher Dit. 
Therefore, the FWHM of the dC/dV characteristic can be used as a sensitive monitor 
of the interfacial quality. Other than the FWHM, the probe tip voltage (Vtip) 
corresponding to maximum dC/dV is directly related to the flatband voltage shift of the 
C-V curve, which indicates that this peak location of the dC/dV characteristic can be 
used to evaluate the flatband voltage shift, and thus the oxide fixed charge, of a 
semiconductor sample. This chapter mainly utilizes these two methods for 
characterizing different gate dielectric materials. 
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Figure 5.1: FWHM of the dC/dV characteristic plotted against the midgap interface 
trap density (Dit(mg)) for silicon dioxide [4] 
 
As the thickness of the present gate dielectric, silicon dioxide (SiO2), becomes thinner 
and thinner, high leakage current arising from electron tunneling through the thin oxide 
has presented a challenging problem. This has been viewed as a major technical barrier 
for future scaling of semiconductor devices. One of the solutions to this problem is the 
replacement of SiO2 by an alternative insulator with a higher dielectric constant 
(high-k). Many high-k material systems are currently under consideration as the 
potential replacement for SiO2. For this reason, this chapter will focus on the SCM 
characterization of several potential high-k dielectric candidates, such as hafnium 
dioxide (HfO2), yttrium oxide (Y2O3) and aluminum oxide (Al2O3) [28]. Furthermore, 
C-V measurement will also be carried out as a complementary tool to verify the SCM 
results.  
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5.2 SCM Characterization of Different Gate 
Dielectric Materials  
5.2.1 SCM characterization of HfO2 with and without surface 
nitridation 
Two n-type HfO2 samples with and without surface nitridation were fabricated with 
similar oxide thickness. The vertical structures of these two HfO2 samples are 
illustrated in Figure 5.2. 
 
 
Figure 5.2: Vertical structures of the two HfO2 samples with and without surface 
nitridation 
 
As can be seen from the figure, an interfacial oxide layer (SixOy) was unintentionally 
grown between the silicon (Si) substrate and the HfO2 layer for the non-nitrided HfO2 
sample. The formation of this interfacial oxide layer is due to the non-equilibrium 
reaction between HfO2 and silicon during the HfO2 deposition process, and the 
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sample, a thin (~10 Å thick) oxynitride layer (SiOxNy) was deliberately grown between 
the silicon substrate and the HfO2 layer. The formation of this oxynitride layer was 
accomplished by introducing nitride radicals into the high-temperature anneal of a 
silicon wafer, in which the nitride atoms reacted with the Si and oxygen (O2) atoms to 
form the oxynitride layer. Chemical vapor deposition (CVD) of the HfO2 film onto the 
oxynitride/Si structure was carried out subsequently after the formation of the 
oxynitride layer. Both HfO2 samples (nitrided and non-nitrided) have similar oxide 
thickness of around 40-50 Å. SCM dC/dV measurements were then performed on the 
two samples, and their SCM dC/dV profiles were obtained and shown in Figure 5.3. 
Table 5.1 shows the characteristics of the two dC/dV profiles.  
 




















Figure 5.3: SCM dC/dV profiles (after 5-points moving average smoothing) for the 
nitrided and non-nitrided HfO2 samples 
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Table 5.1: Characteristics of the SCM dC/dV profiles for the nitrided and non-nitrided 
HfO2 samples (“STD” denotes the calculated standard deviation based on 




StD for  
FWHM (V) 
Vtip at peak 
dC/dV (V) 
StD for Vtip at 
peak dC/dV (V) 
nitrided 5.220 0.55 6.740 0.354 
non-nitrided 4.885 0.832 6.040 1.399 
 
It is important to note that the dC/dV curves shown in Figure 5.3 have been 
smoothened using a 5-points moving average method so as to minimize the 
fluctuations in the dC/dV curves caused by the SCM noise. The setup for the SCM 
dC/dV measurements is AC bias = 0.2 V, sweep rate = 2.4 V/s, voltage ramp = -12 to 
12 V, average of points measured on the sample surface = 10.  
 
Observations from the SCM dC/dV measurement results: 
¾ For the nitrided HfO2 sample, the FWHM is slightly larger than that for the 
non-nitrided sample. This indicates that the oxynitride layer (SiOxNy) may 
introduce more interface traps into the oxide, compared to the interfacial oxide 
layer (SixOy) of the non-nitrided sample. In general, the interfacial oxide layer 
(SixOy) has better interfacial compatibility with the silicon, compared to other 
types of interfacial layers [28], such as the oxynitride SiOxNy layer in this case (an 
excess charge of pentavalent nitrogen atoms may be one of the reasons causing the 
higher interface trap density at the oxynitride/Si interface). Therefore, the 
non-nitrided HfO2 sample with the interfacial oxide layer may have less interface 
traps and thus a smaller FWHM.  
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¾ The magnitude of the probe tip voltage corresponding to maximum dC/dV (Vtip at 
peak dC/dV) is also slightly larger for the nitrided HfO2 sample. This might be due 
to several reasons. Firstly, as mentioned above, the interfacial quality for the 
nitrided sample may be worse than that for the non-nitrided structure. In SCM 
measurements, the probe tip voltage at peak dC/dV could be also a strong function 
of the interface trap density of the oxide [4]. In addition to the interface traps, a 
higher density of defects that might arise from the bonding constraints imposed on 
the SiOxNy/Si interface, which gives rise to an increased charge trapping in the 
dielectric film [28]. Moreover, the addition of nitrogen (N) during the fabrication 
process may lead to more oxide fixed charges in the dielectric film. Due to these 
reasons, the probe tip voltage corresponding to maximum dC/dV (i.e. flatband 
voltage shift) was found to be larger for the nitrided HfO2 sample. 
 
¾ From Table 5.1, it is seen that the nitrided HfO2 sample has a small standard 
deviations (StD) for both the FWHM and Vtip at peak dC/dV, based on 
measurements at 10 different spots, as compared to the non-nitrided sample. This 
implies that the nitrided HfO2 sample has better surface or interfacial uniformity 
than that of the non-nitrided sample, and hence the measured dC/dV signals 
acquired over the surface of the nitrided sample are more consistent. The better 
uniformity of the nitrided sample may be due to the much slower (inert gas N is 
very hard to react with other atoms) and well-controlled growth rate of the 
oxynitride layer, which ensures a more even oxide surface.   
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From the SCM measurement results obtained above, it is seen that the non-nitrided 
HfO2 sample exhibits better oxide interfacial quality and less flatband voltage shift, 
whereas the nitrided HfO2 sample has better surface/interfacial uniformity. In typical 
applications, the nitrided oxide layer has a slightly higher k value than the interfacial 
oxide layer, and it also acts as a good barrier to help inhibit boron penetration and 
leakage current flowing through the dielectric film [28].  
 
5.2.2 SCM characterization of Y2O3 and Al2O3 
Two n-type Y2O3 and Al2O3 samples were fabricated using radio frequency plasma 
sputtering. The sputtering rate and duration were selected such that these two high-k 
samples have almost similar oxide thickness (Y2O3 is 4.1 nm and Al2O3 is 3.8 nm in 
physical thickness). After the fabrication process, SCM dC/dV measurements were 
carried out on the Y2O3 and Al2O3 samples, and the extracted dC/dV characteristics are 
shown in Table 5.2. The dC/dV characteristics obtained for the HfO2 (non-nitrided) 
and SiO2 (oxidized at 850 ºC) samples discussed previously with about the same oxide 
thickness (~ 4 nm) are also presented in the table for comparison. The setup for this 
SCM dC/dV experiment is AC bias = 0.4 V, sweep rate = 2.4 V/s, voltage ramp = -12 
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Table 5.2: Characteristics of the dC/dV profiles for the Y2O3, Al2O3, HfO2 and SiO2 
dielectrics with similar oxide thickness of about 4 nm. Values presented are average 
values taken from 10 different measurement spots. 
 
Dielectrics FWHM (V) Vtip at peak dC/dV (V) Peak dC/dV (a.u.)
Y2O3 2.76 7.68 0.156 
Al2O3 3.72 4.87 0.355 
HfO2 4.89 6.04 Nil 
SiO2 1.41 0.41 9.462 
 
Observations from the SCM dC/dV measurement results: 
¾ Figure 5.4 shows the FWHM for these four different dielectric materials. From the 
figure, it is seen that the FWHM for the high-k materials is very much larger than 
that for the SiO2 dielectric. This great difference could be attributed to the 
relatively poorer interfacial quality for the high-k materials. In general, SiO2 has 
much better interfacial compatibility with silicon, compared to the high-k 
materials [28]. Although an interfacial oxide layer SixOy (usually is SiO2) was 
grown between the high-k layer and silicon in the high-k oxides, which could 
somewhat enhance the interfacial compatibility between the high-k layer and 
silicon, this interfacial (native oxide) layer was not intentionally grown and thus 
its interfacial quality with the silicon could not be comparable with the 
intentionally grown high-temperature SiO2.  
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Figure 5.4: The FWHM for Y2O3, Al2O3, HfO2 and SiO2 dielectrics with almost similar 
physical thickness (~ 4 nm) 
 
¾ Figure 5.5 shows the probe tip voltage corresponding to maximum dC/dV (Vtip at 
peak dC/dV) for the four different dielectric materials. From the figure, it is seen 
that, similar to the FWHM discussed above, the Vtip at peak dC/dV for the high-k 
materials is very much larger than that for SiO2. The substantially large flatband 
voltage shift for the high-k materials is likely due to the high density of impurity 
charges in the high-k films, especially oxide fixed charge, which usually 
contributes most to the flatband voltage shift. Furthermore, it is seen that, among 
the high-k dielectric materials, the magnitude of the Vtip at peak dC/dV is the 
greatest for Y2O3, and is smaller and similar for Al2O3 and HfO2. This result is 
quite similar to the previous work on flatband voltage shift for high-k material, in 
which the Y2O3 was found to have the largest average flatband voltage shift (~ 850 
mV), compared to the Al2O3 (~ 550 mV) and HfO2 (~ 400 mV) [28]. The positive 
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flatband voltage shift for these dielectric materials is mainly attributed to the 
amount of negative fixed charge in the dielectric films.  
 























Figure 5.5: Vtip at peak dC/dV for the Y2O3, Al2O3, HfO2 and SiO2 dielectrics with 
almost similar physical thickness (~ 4 nm) 
 
¾ Figure 5.6 shows the peak dC/dV magnitude for the Y2O3, Al2O3 and SiO2 
dielectrics (as the substrate dopant concentration of the HfO2 sample is not clear, it 
is removed from this comparison. The substrate dopant concentration for the Y2O3, 
Al2O3 and SiO2 samples is around 4 ×1014 cm-3). From the figure, it is seen that 
the peak dC/dV magnitude for SiO2 is extremely larger than those for the high-k 
dielectrics. This implies that the SCM ∆C signal measured for the SiO2 is much 
stronger, as compared to the high-k materials. The weaker SCM ∆C signals for the 
high-k materials is thought to be due to the much poorer quality of the high-k 
oxide, and this would severely affect the reliability and accuracy of the extraction 
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of the dopant concentration information from the measured SCM ∆C signal, if a 
high-k material is used as the insulating oxide. 
 





















Figure 5.6: Peak dC/dV magnitude for the Y2O3, Al2O3 and SiO2 dielectrics with 
almost similar physical thickness (~ 4 nm) 
 
From the above results, it can be seen that, using SCM as the dielectric 
characterization technique, SiO2 shows much better oxide interfacial quality (from the 
FWHM result) and less flatband voltage shift (from the Vtip at peak dC/dV result), as 
compared to the high-k dielectric materials.  
 
5.3 C-V Characterization of High-k Materials 
In the previous section, the SCM has been applied in characterizing the SiO2 and 
different high-k dielectric materials, and it has shown great potential in providing 
qualitative information on dielectric properties, such as interface trapped density and 
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flatband voltage shift. In this section, C-V measurements will be carried out on these 
dielectric materials, and the results obtained from C-V measurements will be used to 
compare with those obtained from SCM measurements.  
 
5.3.1 C-V measurements on Y2O3 and Al2O3 
Parallel mode C-V measurements were performed on the Y2O3 (4.1 nm) and Al2O3 (3.8 
nm) samples that have been used previously in section 5.2. In order to improve the 
metal/oxide contact of the metallized samples, the two high-k samples were subjected 
to a post-metallization anneal (PMA) before conducting the C-V measurements. The 
AC frequency used in the C-V measurements was varied from 10 kHz to 1 MHz, and 
the obtained C-V profiles for these two high-k materials are illustrated in Figure 5.7 (a) 
and (b).  
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Figure 5.7: Parallel mode C-V curves for (a) Y2O3 after PMA and (b) Al2O3 after PMA 
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Observations from the C-V results of the two high-k samples: 
¾ Similar to the C-V measurement results obtained for the p-type sample discussed 
in section 4.9.3.2 of Chapter 4, the C-V curves for the two high-k samples are also 
frequency-dependent. The accumulation capacitance decreases for an increased 
frequency. The reason for this trend has already been explained in section 4.9.3.2. 
 
¾ As indicated in the figures, there are small humps appearing near the flatband 
region of the C-V curves for both high-k samples. The hump becomes more 
significant if the frequency decreases. This kind of C-V distortion is most likely 
because there is a significant amount of interface trapped charge dominating at a 
certain energy level within the bandgap, such that when the gate bias sweeps to a 
voltage corresponding to this energy level, these interface traps are activated and 
hence contribute to a C-V distortion as the one shown in the figure. At a lower 
frequency, more interface trapped charges (especially those with a slower response 
time) are able to respond to the AC voltage change, and thus the hump resulting 
from the interface trapped charge tends to become more significant.  
 
¾ The flatband voltage shifts for the Y2O3 and Al2O3 samples after PMA are 
calculated as -0.15 V and 0.05 V, respectively (by comparing to an ideal C-V 
curve), which implies that there would be more oxide fixed charges, residing in 
the Y2O3 layer as compared to the Al2O3 sample. This agrees well with the 
previous results obtained from the SCM dC/dV measurements on the two high-k 
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samples, in which the Y2O3 sample has a larger Vtip at peak dC/dV than that of the 
Al2O3 sample. 
 
5.3.2 C-V measurements on Y2O3 with different oxide thickness 
Parallel mode C-V measurements were also performed on the Y2O3 samples with 
different oxide thickness (4.1 and 26.5 nm) to investigate the variation of the C-V 
characteristics under different oxide thickness. Similarly, the AC frequency is 
increased from 10 kHz to 1 MHz, and the C-V profiles obtained for the Y2O3 samples 
with the two different oxide thickness are shown in Figure 5.8 (a) and (b).  
 



























(a): 4.1 nm 
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 (b): 26.5 nm 
 
Figure 5.8: Parallel mode C-V curves for the Y2O3 samples with oxide thickness of (a) 
4.1 nm and (b) 26.5 nm 
 
Observations from the C-V results of the Y2O3 samples with different oxide thickness: 
¾ The magnitude of the accumulation capacitance decreases when the oxide 
thickness increases from 4.1 to 26.5 nm. This conforms well to the MOS theory, in 
which the magnitude of the accumulation capacitance of a MOS device is 
inversely related to the oxide thickness. 
 
¾ The leakage current effect is more significant for the 4.1 nm Y2O3 sample, as can 
be seen from Figure 5.8 (a), where the accumulation capacitance drops rapidly as 
the gate bias increases beyond 1 V. Typically, this effect would become more 
significant for thinner oxides, since the gate tunneling gate current (it can either be 
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the direct tunneling at low bias or the Fowler–Nordheim tunneling at high bias) is 
inversely related to the oxide thickness. For this reason, it seems that the direct 
tunneling leakage effect does not appear for the 26.5 nm sample, because of its 
large physical thickness. Further, the leakage effect is also affected by the 
measurement frequency. As can be seen from the figure, the leakage effect tends to 
be more serious as the frequency reduces.  
 
¾ For the 4.1 nm Y2O3 sample, the accumulation capacitance at the frequencies of 10 
and 20 kHz decreases dramatically when the gate voltage exceeds about 1.5 V. 
This kind of C-V behavior is similar to oxide breakdown, in which a large leakage 
current flowing through the oxide layer causes the oxide to be totally conducting. 
For the case of the 26.5 nm Y2O3 sample, the oxide breakdown is not observed up 
to a gate voltage of 3 V. This is because the oxide is sufficiently thick that the 
electric field applied across the oxide has not yet reach the breakdown threshold 
voltage.  
 
¾ The flatband voltage shifts for the 4.1 nm and 26.5 nm Y2O3 samples after PMA 
are calculated as -0.15 and -0.85 V respectively. From the calculation result, it is 
seen that the amount of the oxide charges (i.e. the oxide fixed charge and trapped 
charges) could probably increase with oxide thickness. This can be reasonable 
because as the oxide becomes thicker, there likely would be more charges trapped 
in the bulk oxide, when electrons and holes are tunneling through the oxide as the 
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leakage gate current. In fact, this result was also observed in the SCM dC/dV 
measurements on the Y2O3 samples with these two different thicknesses (4.1 nm 
and 26.5 nm). The SCM measured Vtip at peak dC/dV for the 26.5 nm Y2O3 
sample is 8.83 V, which is greater than that obtained for the 4.1 nm Y2O3 sample at 
7.68 V. The discrepancy in the flatband voltage shift between the C-V and SCM 
measurements is believed to be due to the difference in the amount of oxide 
charging resultant from the distinct configuration between the C-V (parallel plate 
capacitor) and SCM (spherical tip/sample capacitor) measurements [5].  
 
5.4 Challenges in Dielectric Characterization 
using SCM 
Monitoring of the interfacial oxide quality using the FWHM of the dC/dV 
characteristics can only give a qualitative description of the interface trap density. 
Although the spread of the dC/dV characteristics is strongly correlated with the 
interface trap density, the FWHM value itself cannot give a definite value of the 
interface trap density directly from the dC/dV characteristics. This is due to the fact 
that a lot of issues currently affecting the SCM measured dC/dV characteristics have 
yet to be quantified, which is similar to the case of qualitative dopant profile extraction 
using SCM. Nevertheless, the FWHM (proportional to interface trap density) extracted 
from the SCM measurements could still be verified with the established conductance 
method to ensure that the method itself is reliable.   
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The use of the FWHM technique to compare the relative interfacial quality between 
different MOS samples seems to be restricted to oxides of almost similar physical 
thickness. This is because the slope and spread of a C-V curve, and thus the FWHM of 
the dC/dV characteristics, are functions of not only the interface trap density, but also 
the oxide thickness.  
 
The relative oxide fixed charge between different MOS samples can be evaluated from 
the value of the measured probe tip voltage corresponding to maximum dC/dV (Vtip at 
peak dC/dV), as this peak location approximates the flatband voltage in the C-V 
characteristics. However, the sign of this peak location could be complicated by the 
localized charging effect, which usually results from the injection of holes or electrons 
from the probe tip into the oxide under a voltage bias. The flatband voltage shift of a 
sample can be greatly influenced by this localized charging effect. 
 
The SCM ∆C signal for high-k materials is much weaker than that for SiO2, as seen 
from Figure 5.6. From the empirical SCM experiments on the high-k dielectrics, the 
magnitude of the peak ∆C for the high-k materials is only 4 to 5 times larger than the 
peak-to-peak magnitude of the SCM noise for an AC bias of 0.4V and an oxide 
thickness of about 40 Ǻ (using the same AC bias and oxide thickness, it can be tens of 
times larger for SiO2). Figure 5.9 shows a captured image of the ∆C versus substrate 
voltage for a Y2O3 sample with a 41 Ǻ oxide thickness measured at an AC bias of 0.4 V. 
Note that the 0.4 V AC bias and 41 Ǻ oxide thickness can be considered as a large AC 
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bias and a thin oxide (in terms of electrical thickness or equivalent oxide thickness) for 




Figure 5.9: The ∆C versus substrate voltage for an Y2O3 sample with a 41 Ǻ oxide 
thickness measured at an AC bias of 0.4 V 
 
The extraordinary weakness of the SCM ∆C signal for the high-k dielectric materials is 
thought to be due to their poor oxide quality, which results in a large leakage current 
and thus probably reduces the ∆C signal. This is similar to the case of wet- and 
dry-oxides discussed previously in section 4.8 of Chapter 4, in which a poorer quality 
oxide gives rise to a weaker SCM ∆C signal. 
 
For the SCM ∆C measurements of high-k dielectrics, it was found that only one 
direction of voltage sweep shows a characteristic ∆C peak response, whereas the other 
direction of sweep results in a flat characteristic. This is also illustrated using Figure 
5.9. In the figure, the forward sweep (i.e. from accumulation to depletion/inversion 
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bias) of the ∆C curve for the Y2O3 sample is flat and only the reverse sweep (i.e. from 
depletion/inversion to accumulation bias) of the ∆C curve has a typical ∆C peak 
response. This kind of behavior is also observed for the other high-k materials, such as 
Al2O3 and HfO2, but not observed for SiO2. The reason why only one direction of 
voltage sweep results in the ∆C peak response for only the high-k materials is not clear 
and still being investigated. However, it is suspected to be related to the high sweep 
rate used in SCM measurements and the high interface trap density of the high-k 
materials affecting the minority carriers in the semiconductor. 
 
5.5 Summary 
In this chapter, the SCM was applied to the dielectric characterization of SiO2 and 
different high-k dielectric materials. Firstly, the SCM was used to characterize the 
HfO2 samples with and without surface nitridation. The results show that the 
non-nitrided HfO2 sample has better oxide interfacial quality and less flatband voltage 
shift, whereas the nitrided HfO2 sample shows better surface/interfacial uniformity. 
Following this, the SCM was used to characterize different gate dielectric materials (i.e. 
Y2O3, Al2O3, HfO2 and SiO2), and it was shown that the SiO2 has much better 
interfacial quality and less flatband voltage shift as compared to the high-k materials. 
Furthermore, the flatband voltage shifts evaluated for the high-k materials from the 
SCM dC/dV characteristics agree well with previous work in the literature using C-V 
measurements. In addition to the SCM, C-V measurements were also performed on 
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these high-k dielectric materials, and the results can be correlated with those obtained 
from the SCM measurement. Finally, some of the challenges in dielectric 
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CHAPTER 6 
CONCLUSION AND RECOMMENDATIONS 
 
6.1 Conclusion 
Scanning capacitance microscopy (SCM) has recently been developed as a promising 
technique for the non-destructive and direct measurement of two-dimensional (2-D) 
dopant profiles in semiconductor devices with nanometer scale spatial resolution. In 
the first part of the project, some of the issues currently affecting the SCM dopant 
profile extraction were investigated. In addition to dopant profiling, the SCM also 
shows high potential in dielectric characterization. Therefore, the second part of this 
project examines the capability of using the SCM to characterize different gate 
dielectric materials.  
 
6.1.1 Issues affecting the SCM dopant profile extraction 
Firstly, the DC bias was varied to investigate its effect on the SCM measurements. The 
result turns out that the SCM image contrast has a strong dependence on the DC bias. 
If the DC bias is inappropriately defined, the image contrast will degrade severely, 
which will affect the accuracy of dopant profile extraction from the acquired SCM 
image. Secondly, it was found that there is a slight variation in the SCM ∆C signal 
measured at consecutive voltage sweeps, and the ∆C signal tends to stabilize after a 
few voltage sweeps. This raises a problem in extracting the dopant profile information 
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using the peak dC/dV technique, since the measured peak ∆C may not always be a 
consistent value for different voltage sweeps. Thirdly, the voltage sweep rate was 
varied to study its effect on the SCM measurements. The result shows that the 
variation of the voltage sweep rate within the range of 0.24 V/s to 2.4 V/s would not 
affect greatly the SCM ∆C signal. Fourthly, the SCM noise occurring in the SCM 
measurements was investigated. It was shown that the noise effect on the SCM ∆C 
signal can be minimized by increasing the AC bias, since the SCM noise remains 
constant with the AC bias, thus resulting in a larger signal-to-noise ratio for an 
increased AC bias. Fifthly, the effect of the AC bias variation was also examined. 
Similar to that mentioned in the SCM support note no. 289 [59], the SCM ∆C signal 
was found to be an approximately linear function of the AC bias. However, a larger AC 
bias would cause the SCM measured dC/dV (i.e. the normalization of the ∆C with the 
AC voltage) to be more deviated from the actual dC/dV curve, while a smaller AC bias 
will result in a weaker ∆C signal and a smaller signal-to-noise ratio. Therefore, the 
selection of the AC bias should be a compromise between the dC/dV deviation and 
SCM noise effect. Sixthly, the effect of the oxide quality grown using different 
oxidation methods on the SCM measurements was investigated. The result shows that 
the SCM ∆C characteristics would be inconsistent if measurements were performed 
with SiO2 of different oxide quality. This suggests that a constant and high quality 
oxide is needed in the SCM measurements to obtain the consistent ∆C characteristics 
for SCM dopant profile extraction. Lastly, the occurrence of the SCM contrast reversal 
effect was demonstrated and verified by performing the SCM measurements on a 
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multiple dopant step sample. The SCM contrast reversal effect will cause ambiguity in 
dopant profile extraction using the peak dC/dV technique. However, it was found that 
this contrast reversal effect can be reduced by improving the interfacial quality of the 
oxide-semiconductor structure. SCM and other electrical measurements were also 
performed on a uniform concentration p-type silicon sample, which was fabricated 
using the same oxidation condition as the multiple dopant step sample, to verify the 
results from the multiple dopant step sample. 
 
6.1.2 Dielectric characterization using SCM 
In this part of the project, the full-width at half-maximum (FWHM) and the probe tip 
voltage corresponding to maximum dC/dV (Vtip at peak dC/dV) from the SCM dC/dV 
characteristics will be used to monitor the oxide interfacial quality and the flatband 
voltage shift, respectively. Firstly, the SCM was applied in characterizing the hafnium 
dioxide (HfO2) samples with and without surface nitridation. It was found that the 
non-nitrided HfO2 sample has better interfacial quality and less flatband voltage shift, 
whereas the nitrided sample shows better surface/interfacial uniformity. Secondly, the 
SCM was used to characterize different gate dielectric materials, including HfO2, 
Al2O3, Y2O3 and SiO2. The results show that the SiO2 has much better interfacial 
quality and less flatband voltage shift as compared to the high-k dielectric materials. 
Furthermore, it was shown that the SCM measured flatband voltage shift for Y2O3 is 
largest, while it is smaller and similar for HfO2 and Al2O3. This agrees well with 
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previous work using C-V measurements in the literature. Thirdly, C-V measurements 
were performed on these high-k samples, and the results can be correlated with the 
SCM measurement results. The results therefore suggest that SCM could be used to 
characterize the quality of high-k oxides. The advantage of using the SCM as 
compared to C-V measurements is that prior metallization to form capacitor dot 
structures is not required, making the SCM a convenient technique for in-process 
oxide quality monitoring. Finally, some of the challenges in SCM dielectric 
characterization were also presented.  
 
6.2 Recommendations for Future Work 
Much work remained to be done before an accurate methodology for quantitative 
dopant profiling and dielectric characterization using SCM can be established. Future 
work should include thorough investigationsin the following areas: 
 
1) The reason why high-k materials produces different forward/reverse sweep 
responses in the SCM ∆C versus Vsub characteristics as compared to silicon 
dioxide (as mentioned on page 109 before section 5.5) requires further 
investigation.  
2) Another area could be the development of a quantitative SCM model for 
extraction of interface trap density just like in C-V and conductance 
measurements.  
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3) It is imperative to further explore the SCM contrast reversal phenomenon and 
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